5秒后页面跳转
MBM29LV001TC-55PD PDF预览

MBM29LV001TC-55PD

更新时间: 2024-09-20 22:10:27
品牌 Logo 应用领域
富士通 - FUJITSU 闪存存储内存集成电路
页数 文件大小 规格书
49页 404K
描述
1M (128K x 8) BIT

MBM29LV001TC-55PD 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:PLASTIC, LCC-32Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.51
风险等级:5.92Is Samacsys:N
最长访问时间:55 ns其他特性:MINIMUM 100000 PROGRAM/ERASE CYCLES
启动块:TOP命令用户界面:YES
数据轮询:YESJESD-30 代码:R-PQCC-J32
JESD-609代码:e0长度:13.97 mm
内存密度:1048576 bit内存集成电路类型:FLASH
内存宽度:8功能数量:1
部门数/规模:1,2,7端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:-20 °C组织:128KX8
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC32,.5X.6封装形状:RECTANGULAR
封装形式:CHIP CARRIER并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
编程电压:3 V认证状态:Not Qualified
座面最大高度:3.56 mm部门规模:8K,4K,16K
最大待机电流:0.000005 A子类别:Flash Memories
最大压摆率:0.035 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
切换位:YES类型:NOR TYPE
宽度:11.43 mmBase Number Matches:1

MBM29LV001TC-55PD 数据手册

 浏览型号MBM29LV001TC-55PD的Datasheet PDF文件第2页浏览型号MBM29LV001TC-55PD的Datasheet PDF文件第3页浏览型号MBM29LV001TC-55PD的Datasheet PDF文件第4页浏览型号MBM29LV001TC-55PD的Datasheet PDF文件第5页浏览型号MBM29LV001TC-55PD的Datasheet PDF文件第6页浏览型号MBM29LV001TC-55PD的Datasheet PDF文件第7页 
FUJITSU SEMICONDUCTOR  
DATA SHEET  
DS05-20861-3E  
FLASH MEMORY  
CMOS  
1M (128K × 8) BIT  
MBM29LV001TC-55/-70/MBM29LV001BC-55/-70  
FEATURES  
• Single 3.0 V read, program, and erase  
Minimizes system level power requirements  
• Compatible with JEDEC-standard commands  
Uses same software commands as E2PROMs  
• Compatible with JEDEC-standard world-wide pinouts  
32-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type)  
32-pin PLCC (Package suffix: PD)  
• Minimum 100,000 program/erase cycles  
• High performance  
55 ns maximum access time  
• Sector erase architecture  
One 8K byte, two 4K bytes, and seven 16K bytes  
Any combination of sectors can be concurrently erased. Also supports full chip erase  
• Boot Code Sector Architecture  
T = Top sector  
B = Bottom sector  
• Embedded EraseTM Algorithms  
Automatically pre-programs and erases the chip or any sector  
• Embedded ProgramTM Algorithms  
Automatically writes and verifies data at specified address  
• Data Polling and Toggle Bit feature for detection of program or erase cycle completion  
• Hardware RESET pin  
Resets internal state machine to the read mode  
• Automatic sleep mode  
When addresses remain stable, automatically switch themselves to low power mode  
• Low VCC write inhibit 2.5 V  
• Erase Suspend/Resume  
Suspends the erase operation to allow a read data in another sector within the same device  
• Sector protection  
Hardware method disables any combination of sectors from program or erase operations  
• Sector Protection Set function by Extended sector protection command  
• Temporary sector unprotection  
Temporary sector unprotection via the RESET pin  
Embedded EraseTM and Embedded ProgramTM are trademarks of Advanced Micro Devices, Inc.  

与MBM29LV001TC-55PD相关器件

型号 品牌 获取价格 描述 数据表
MBM29LV001TC-55PFTN FUJITSU

获取价格

1M (128K x 8) BIT
MBM29LV001TC-55PFTR FUJITSU

获取价格

1M (128K x 8) BIT
MBM29LV001TC-70 FUJITSU

获取价格

1M (128K x 8) BIT
MBM29LV001TC-70PD FUJITSU

获取价格

1M (128K x 8) BIT
MBM29LV001TC-70PFTN FUJITSU

获取价格

1M (128K x 8) BIT
MBM29LV001TC-70PFTR FUJITSU

获取价格

1M (128K x 8) BIT
MBM29LV002B-10PNS FUJITSU

获取价格

Flash, 256KX8, 100ns, PDSO40, PLASTIC, SON-40
MBM29LV002B-10PTN FUJITSU

获取价格

Flash, 256KX8, 100ns, PDSO40, PLASTIC, TSOP1-40
MBM29LV002B-10PTR FUJITSU

获取价格

Flash, 256KX8, 100ns, PDSO40, PLASTIC, REVERSE, TSOP1-40
MBM29LV002B-12PTN FUJITSU

获取价格

Flash, 256KX8, 120ns, PDSO40, PLASTIC, TSOP1-40