5秒后页面跳转
DS33Z41 PDF预览

DS33Z41

更新时间: 2024-02-06 12:35:08
品牌 Logo 应用领域
美信 - MAXIM 网络接口电信集成电路电信电路以太网
页数 文件大小 规格书
167页 957K
描述
Quad IMUX Ethernet Mapper

DS33Z41 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:BGA
包装说明:16 X 16 MM, 1.0 MM PITCH, CSBGA-169针数:169
Reach Compliance Code:unknown风险等级:5.85
JESD-30 代码:S-PBGA-B169长度:14 mm
湿度敏感等级:3功能数量:1
端子数量:169最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE峰值回流温度(摄氏度):240
认证状态:COMMERCIAL座面最大高度:1.5 mm
标称供电电压:1.8 V表面贴装:YES
电信集成电路类型:SUPPORT CIRCUIT温度等级:INDUSTRIAL
端子面层:NOT SPECIFIED端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:20宽度:14 mm
Base Number Matches:1

DS33Z41 数据手册

 浏览型号DS33Z41的Datasheet PDF文件第2页浏览型号DS33Z41的Datasheet PDF文件第3页浏览型号DS33Z41的Datasheet PDF文件第4页浏览型号DS33Z41的Datasheet PDF文件第5页浏览型号DS33Z41的Datasheet PDF文件第6页浏览型号DS33Z41的Datasheet PDF文件第7页 
DS33Z41  
Quad IMUX Ethernet Mapper  
www.maxim-ic.com  
GENERAL DESCRIPTION  
FEATURES  
The DS33Z41 extends a 10/100 Ethernet LAN  
segment by encapsulating MAC frames in HDLC or  
X.86 (LAPS) for transmission over up to four  
interleaved PDH/TDM data streams using robust,  
balanced, and programmable inverse multiplexing.  
The Interleave Bus (IBO) serial link supports  
seamless bidirectional interconnection with Dallas  
Semiconductor’s T1/E1 framers and transceivers.  
10/100 IEEE 802.3 Ethernet MAC (MII and  
RMII) Half/Full Duplex with Automatic Flow  
Control  
Layer 1 Inverse Multiplexing Allows Bonding of  
Up to 4 T1/E1/J1 or DSL Links  
Supports Up to 7.75ms Differential Delay  
Channel (Byte) Interleaved Bus Operation  
In-Band OAM and Signaling Capability  
The device performs store-and-forward of packets  
with full wire-speed transport capability. The built-in  
Committed Information Rate (CIR) Controller  
provides fractional bandwidth allocation up to the  
line rate in increments of 512kbps.  
HDLC/LAPS Encapsulation with Programmable  
FCS, Interframe Fill  
Committed Information Rate Controller Provides  
Fractional Allocation in 512kbps Increments  
Programmable BERT for the Serial Interface  
External 16MB, 100MHz SDRAM Buffering  
Parallel Microprocessor Interface  
FUNCTIONAL DIAGRAM  
DS33Z41  
Up to 4  
1.8V Operation with 3.3V Tolerant I/O  
IEEE 1149.1 JTAG Support  
Serial  
Port  
IBO  
Transceivers  
or Framers  
Features continued on page 8.  
Config.  
Loader  
BERT  
µC  
APPLICATIONS  
HDLC/X.86  
Mapper  
Bonded Transparent LAN Service  
LAN Extension  
SDRAM  
Ethernet Delivery Over T1/E1/J1, T3/E3, OC-1/EC-1,  
G.SHDSL, or HDSL2/4  
10/100  
Ethernet  
PHY  
10/100  
MAC  
MII/RMII  
ORDERING INFORMATION  
PART  
TEMP RANGE  
PIN-PACKAGE  
DS33Z41  
169 CSBGA  
-40°C to +85°C  
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device  
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.  
1 of 167  
REV: 122006  

与DS33Z41相关器件

型号 品牌 描述 获取价格 数据表
DS33Z44 MAXIM Quad Ethernet Mapper

获取价格

DS33Z44+ MAXIM Support Circuit, PBGA256, 17 X 17 MM, 1 MM PITCH, CSBGA-256

获取价格

DS33ZH11 MAXIM Ethernet Mapper

获取价格

DS33ZH11+ MAXIM Support Circuit, PBGA100, 10 X 10 MM, 1.41 MM HEIGHT, 0.80 MM PITCH, CSBGA-100

获取价格

DS34 LUMILEDS power light source Luxeon V Emitter

获取价格

DS3480SY46 DYNEX Rectifier Diode,

获取价格