5秒后页面跳转
MAX9125 PDF预览

MAX9125

更新时间: 2024-11-15 22:35:03
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
12页 226K
描述
Quad LVDS Line Receivers with Integrated Termination

MAX9125 数据手册

 浏览型号MAX9125的Datasheet PDF文件第2页浏览型号MAX9125的Datasheet PDF文件第3页浏览型号MAX9125的Datasheet PDF文件第4页浏览型号MAX9125的Datasheet PDF文件第5页浏览型号MAX9125的Datasheet PDF文件第6页浏览型号MAX9125的Datasheet PDF文件第7页 
19-1908; Rev 0; 5/01  
Quad LVDS Line Receivers with  
Integrated Termination  
General Description  
Features  
The MAX9125/MAX9126 quad low-voltage differential  
signaling (LVDS) line receivers are ideal for applica-  
tions requiring high data rates, low power, and reduced  
noise. The MAX9125/MAX9126 are guaranteed to  
receive data at speeds up to 500Mbps (250MHz) over  
controlled-impedance media of approximately 100.  
The transmission media may be printed circuit (PC)  
board traces or cables.  
Integrated Termination Eliminates Four External  
Resistors (MAX9126)  
Pin Compatible with DS90LV032A  
Guaranteed 500Mbps Data Rate  
300ps Pulse Skew (max)  
Conform to ANSI TIA/EIA-644 LVDS Standard  
Single +3.3V Supply  
The MAX9125/MAX9126 accept four LVDS differential  
inputs and translate them to 3.3V CMOS outputs. The  
MAX9126 features integrated parallel termination resis-  
tors (nominally 115), which eliminate the requirement  
for four discrete termination resistors and reduce stub  
length. The MAX9125 inputs are high impedance and  
require an external termination resistor when used in a  
point-to-point connection.  
Low 70µA Shutdown Supply Current  
Fail-Safe Circuit  
Ordering Information  
PART  
TEMP. RANGE  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
-40°C to +85°C  
PIN-PACKAGE  
16 TSSOP  
16 SO  
The devices support a wide common-mode input range  
of 0.05V to 2.35V, allowing for ground potential differ-  
ences and common-mode noise between the driver  
and the receiver. A fail-safe feature sets the output high  
when the inputs are open, or when the inputs are  
undriven and shorted or parallel terminated. The EN  
and EN inputs control the high-impedance output and  
are common to all four receivers. Inputs conform to the  
ANSI TIA/EIA-644 LVDS standard. The MAX9125/  
MAX9126 operate from a single +3.3V supply, are  
specified for operation from -40°C to +85°C, and are  
available in 16-pin TSSOP and SO packages. Refer to  
the MAX9124 data sheet for a quad LVDS line driver.  
MAX9125EUE  
MAX9125ESE  
MAX9126EUE  
MAX9126ESE  
16 TSSOP  
16 SO  
Typical Application Circuit  
LVDS SIGNALS  
MAX9126  
MAX9124  
T
X
T
X
T
X
T
X
115  
115Ω  
115Ω  
115Ω  
R
X
R
X
R
X
R
X
Applications  
Digital Copiers  
Laser Printers  
Cellular Phone Base Stations  
Add/Drop Muxes  
LVTTL/LVCMOS  
DATA INPUT  
LVTTL/LVCMOS  
DATA OUTPUT  
Digital Cross-Connects  
DSLAMs  
Network Switches/Routers  
Backplane Interconnect  
Clock Distribution  
Pin Configuration appears at end of data sheet.  
100SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES  
________________________________________________________________ Maxim Integrated Products  
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at  
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.  

与MAX9125相关器件

型号 品牌 获取价格 描述 数据表
MAX9125ESE MAXIM

获取价格

Quad LVDS Line Receivers with Integrated Termination
MAX9125ESE+ MAXIM

获取价格

Line Receiver, 4 Func, 4 Rcvr, CMOS, PDSO16, 0.150 INCH, SOIC-16
MAX9125ESE+T MAXIM

获取价格

Line Receiver, 4 Func, 4 Rcvr, CMOS, PDSO16, 0.150 INCH, SOIC-16
MAX9125ESE-T MAXIM

获取价格

Line Receiver, 4 Func, 4 Rcvr, CMOS, PDSO16, 0.150 INCH, SOIC-16
MAX9125EUE MAXIM

获取价格

Quad LVDS Line Receivers with Integrated Termination
MAX9125EUE+ MAXIM

获取价格

Line Receiver, 4 Func, 4 Rcvr, CMOS, PDSO16, 4.40 MM, TSSOP-16
MAX9126 MAXIM

获取价格

Quad LVDS Line Receivers with Integrated Termination
MAX9126ESE MAXIM

获取价格

Quad LVDS Line Receivers with Integrated Termination
MAX9126ESE+ MAXIM

获取价格

Line Receiver, 4 Func, 4 Rcvr, CMOS, PDSO16, 0.150 INCH, SOIC-16
MAX9126EUE MAXIM

获取价格

Quad LVDS Line Receivers with Integrated Termination