5秒后页面跳转
MACH4-96/96-15YC PDF预览

MACH4-96/96-15YC

更新时间: 2024-10-28 22:19:19
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
33页 290K
描述
High-Performance EE CMOS Programmable Logic

MACH4-96/96-15YC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:QFP,针数:144
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N最大时钟频率:47.6 MHz
JESD-30 代码:S-PQFP-G144长度:28 mm
专用输入次数:2I/O 线路数量:96
端子数量:144最高工作温度:70 °C
最低工作温度:组织:2 DEDICATED INPUTS, 96 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):225
可编程逻辑类型:EE PLD传播延迟:15 ns
认证状态:Not Qualified座面最大高度:3.95 mm
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:28 mmBase Number Matches:1

MACH4-96/96-15YC 数据手册

 浏览型号MACH4-96/96-15YC的Datasheet PDF文件第2页浏览型号MACH4-96/96-15YC的Datasheet PDF文件第3页浏览型号MACH4-96/96-15YC的Datasheet PDF文件第4页浏览型号MACH4-96/96-15YC的Datasheet PDF文件第5页浏览型号MACH4-96/96-15YC的Datasheet PDF文件第6页浏览型号MACH4-96/96-15YC的Datasheet PDF文件第7页 
MACH 4 FAMILY  
1
FINAL  
COML: -15  
IND: -18  
Lattice Semiconductor  
MACH4-96/96-15  
High-Performance EE CMOS Programmable Logic  
DISTINCTIVE CHARACTERISTICS  
144 Pins in PQFP  
96 Macrocells  
15 ns t Commercial, 18 ns t Industrial  
PD  
PD  
47.6 MHz f  
CNT  
102 Inputs w ith pull-up resistors  
96 I/Os; 4 dedicated inputs/clocks; 2 dedicated inputs  
96 Flip-ops  
Up to 20 product terms per macrocell, w ith XOR  
Flexible clocking  
— Four global clock pins with selectable edges  
— Asynchronous mode available for each macrocell  
3 MACH111SP-size blocks  
SpeedLockingfor guaranteed fixed timing  
JTAG, 5-V, in-system programmable  
JTAG (IEEE 1149.1) boundary scan testing capability  
Input and output sw itch matrices for high routability  
®
PLEASE NOTE: The MACH4-96/96 (M4-96/96) reflects a new nomenclature for the MACH 4 Family.  
This device is currently dual-marked with the MACH355 ordering part number. The dual-mark  
scheme will facilitate design and manufacturing flows until we have completely phased in the new  
M4-96/96 nomenclature. Please use the MACH355 data sheet (PID# 17467) as a reference.  
GENERAL DESCRIPTION  
The MACH4-96/96 (M4-96/96) is a member of Vantis’ high-performance EE CMOS MACH 4 family.  
This device has approximately three times the macrocell capability of the popular MACH111SP,  
with significant additional density and functional features.  
The M4-96/96 consists of six PAL® blocks interconnected by a programmable central switch matrix.  
The central switch matrix connects the PAL blocks to each other and to all input pins, providing a  
high degree of connectivity between the PAL blocks. This allows designs to be placed and routed  
efficiently. Routability is further enhanced by an input switch matrix and an output switch matrix.  
The input switch matrix provides input signals with alternative paths into the central switch matrix;  
the output switch matrix provides flexibility in assigning macrocells to I/O pins.  
Publication# 21 535  
Amendment/+1  
Rev: A  
1
Issue Date: November 1 997  

与MACH4-96/96-15YC相关器件

型号 品牌 获取价格 描述 数据表
MACH5 LATTICE

获取价格

Fifth Generation MACH Architecture
MACHLV210-12 LATTICE

获取价格

High Density EE CMOS Programmable Logic
MACHLV210-12JC LATTICE

获取价格

High Density EE CMOS Programmable Logic
MACHLV210-15JC LATTICE

获取价格

High Density EE CMOS Programmable Logic
MACHLV210-20JC LATTICE

获取价格

High Density EE CMOS Programmable Logic
MACHLV210-24JI LATTICE

获取价格

EE PLD, 24ns, 64-Cell, CMOS, PQCC44, PLASTIC, LCC-44
MACHXO LATTICE

获取价格

MachXO Family Data Sheet
MACP-007486-CH0010 TE

获取价格

17dB Coupler 5-1000MHz
MACP-007486-CH0010 MACOM

获取价格

Coupler, 17dB 5 - 1000 MHz
MACP-007486-CH0010_15 TE

获取价格

17dB Coupler