5秒后页面跳转
MACH130-20JC PDF预览

MACH130-20JC

更新时间: 2024-10-27 22:33:03
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
24页 193K
描述
High-Density EE CMOS Programmable Logic

MACH130-20JC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:LCC
包装说明:QCCJ, LDCC84,1.2SQ针数:84
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.84
Is Samacsys:N其他特性:NO
最大时钟频率:40 MHz系统内可编程:NO
JESD-30 代码:S-PQCC-J84JESD-609代码:e0
JTAG BST:NO长度:29.2862 mm
湿度敏感等级:3专用输入次数:2
I/O 线路数量:64宏单元数:64
端子数量:84最高工作温度:70 °C
最低工作温度:组织:2 DEDICATED INPUTS, 64 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC84,1.2SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):225电源:5 V
可编程逻辑类型:EE PLD传播延迟:20 ns
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:Programmable Logic Devices最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:29.2862 mmBase Number Matches:1

MACH130-20JC 数据手册

 浏览型号MACH130-20JC的Datasheet PDF文件第2页浏览型号MACH130-20JC的Datasheet PDF文件第3页浏览型号MACH130-20JC的Datasheet PDF文件第4页浏览型号MACH130-20JC的Datasheet PDF文件第5页浏览型号MACH130-20JC的Datasheet PDF文件第6页浏览型号MACH130-20JC的Datasheet PDF文件第7页 
FINAL  
COM’L: -15/20  
IND: -18/24  
Lattice Semiconductor  
MACH130-15/20  
High-Density EE CMOS Programmable Logic  
DISTINCTIVE CHARACTERISTICS  
84 Pins  
64 Outputs  
64 Flip-flops; 4 clock choices  
64 Macrocells  
15 ns tPD Commercial  
18 ns tPD Industrial  
4 “PAL26V16” Blocks  
Pin-compatible with MACH131, MACH230,  
MACH231, MACH435  
66.6 MHz fCNT  
70 Inputs  
GENERAL DESCRIPTION  
TheMACH130isamemberofthehigh-performance  
EE CMOS MACH 1 family. This device has approxi-  
mately six times the logic macrocell capability of the  
popular PAL22V10 without loss of speed.  
The MACH130 macrocell provides either registered or  
combinatorial outputs with programmable polarity. If a  
registered configuration is chosen, the register can be  
configured as D-type or T-type to help reduce the  
number of product terms. The register type decision can  
be made by the designer or by the software. All  
macrocells can be connected to an I/O cell. If a buried  
macrocell is desired, the internal feedback path from the  
macrocell can be used, which frees up the I/O pin for use  
as an input.  
The MACH130 consists of four PAL blocks intercon-  
nected by a programmable switch matrix. The switch  
matrix connects the PAL blocks to each other and to all  
input pins, providing a high degree of connectivity  
between the fully-connected PAL blocks. This allows  
designs to be placed and routed efficiently.  
Publication# 14131 Rev. H Amendment/0  
Issue Date: April 1995  

MACH130-20JC 替代型号

型号 品牌 替代类型 描述 数据表
ISPLSI2064A-80LJN84 LATTICE

完全替代

EE PLD, 18.5ns, 64-Cell, CMOS, PQCC84, LEAD FREE, PLASTIC, LCC-84
ISPLSI2064A-100LJ84 LATTICE

完全替代

EE PLD, 13ns, 64-Cell, CMOS, PQCC84, PLASTIC, LCC-84
MACH130-15JC LATTICE

完全替代

High-Density EE CMOS Programmable Logic

与MACH130-20JC相关器件

型号 品牌 获取价格 描述 数据表
MACH131-10JC LATTICE

获取价格

EE PLD, 10ns, 64-Cell, CMOS, PQCC84, PLASTIC, LCC-84
MACH131-10JC/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH131-10JI LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC84,
MACH131-10JI/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH131-12JC LATTICE

获取价格

EE PLD, 12ns, 64-Cell, CMOS, PQCC84, PLASTIC, LCC-84
MACH131-12JC/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH131-12JI/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH131-14JI/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH131-15JC LATTICE

获取价格

EE PLD, 15ns, 64-Cell, CMOS, PQCC84, PLASTIC, LCC-84
MACH131-15JC/1 LATTICE

获取价格

High-Performance EE CMOS Programmable Logic