Datasheet > 逻辑 > 总线驱动器/收发器> M74VHC1GT125DF1G

M74VHC1GT125DF1G

更新时间： 2024-02-22 19:43:43

品牌	Logo	应用领域
安森美 - ONSEMI		总线驱动器总线收发器转换器电平转换器逻辑集成电路光电二极管 PC
页数	文件大小	规格书
6页	89K
描述
Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

M74VHC1GT125DF1G 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOT-353
包装说明：	TSSOP,	针数：	5
Reach Compliance Code：	unknown	风险等级：	5.44
Is Samacsys：	N	系列：	AHC/VHC
JESD-30 代码：	R-PDSO-G5	JESD-609代码：	e3
长度：	2 mm	逻辑集成电路类型：	BUS DRIVER
湿度敏感等级：	NOT SPECIFIED	位数：	1
功能数量：	1	端口数量：	2
端子数量：	5	最高工作温度：	125 °C
最低工作温度：	-55 °C	输出特性：	3-STATE
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	峰值回流温度（摄氏度）：	260
传播延迟（tpd）：	16 ns	认证状态：	COMMERCIAL
座面最大高度：	1.1 mm	最大供电电压 (Vsup)：	5.5 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	MILITARY	端子面层：	MATTE TIN
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	40
宽度：	1.25 mm	Base Number Matches：	1

M74VHC1GT125DF1G 数据手册

MC74VHC1GT125

Noninverting Buffer /

CMOS Logic Level Shifter

with LSTTL−Compatible Inputs

The MC74VHC1GT125 is a single gate noninverting buffer

fabricated with silicon gate CMOS technology. It achieves high speed

operation similar to equivalent Bipolar Schottky TTL while

maintaining CMOS low power dissipation.

http://onsemi.com

MARKING

The MC74VHC1GT125 requires the 3−state control input (OE) to

be set High to place the output into the high impedance state.

The device input is compatible with TTL−type input thresholds and

the output has a full 5 V CMOS level output swing. The input protection

circuitry on this device allows overvoltage tolerance on the input,

allowing the device to be used as a logic−level translator from 3 V

CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V

CMOS Logic while operating at the high−voltage power supply.

The MC74VHC1GT125 input structure provides protection when

voltages up to 7 V are applied, regardless of the supply voltage. This

allows the MC74VHC1GT125 to be used to interface 5 V circuits to

3 V circuits. The output structures also provide protection when

DIAGRAMS

W1 M G

SC−88A/SOT−353/SC−70

DF SUFFIX

CASE 419A

W1 M G

TSOP−5/SOT−23/SC−59

DT SUFFIX

= 0 V. These input and output structures help prevent device

destruction caused by supply voltage − input/output voltage mismatch,

battery backup, hot insertion, etc.

CASE 483

Features

= Device Code

= Date Code*

= Pb−Free Package

• High Speed: t = 3.5 ns (Typ) at V = 5 V

• Low Power Dissipation: I = 1 mA (Max) at T = 25°C

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary

depending upon manufacturing location.

• TTL−Compatible Inputs: V = 0.8 V; V = 2 V

• CMOS−Compatible Outputs: V > 0.8 V ; V < 0.1 V @Load

CC OL

• Power Down Protection Provided on Inputs and Outputs

• Balanced Propagation Delays

• Pin and Function Compatible with Other Standard Logic Families

• Chip Complexity: FETs = 62; Equivalent Gates = 16

• Pb−Free Packages are Available

PIN ASSIGNMENT

IN A

GND

OUT Y

IN A

GND

FUNCTION TABLE

OE Input

OUT Y

A Input

Y Output

Figure 1. Pinout (Top View)

IN A

OUT Y

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 4 of this data sheet.

Figure 2. Logic Symbol

Semiconductor Components Industries, LLC, 2007

Publication Order Number:

February, 2007 − Rev. 12

MC74VHC1GT125/D

12 3 4 5 6

中文翻译

下载PDF

M74VHC1GT125DF1G 替代型号

型号	品牌	替代类型	描述	数据表
M74VHC1GT125DF2G	ONSEMI	类似代替	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHC1GT125DF2	ONSEMI	类似代替	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHC1GT125DF1	ONSEMI	类似代替	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs

与M74VHC1GT125DF1G相关器件

型号	品牌	获取价格	描述	数据表
M74VHC1GT125DF2G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
M74VHC1GT125DF2G-L22038	ONSEMI	获取价格	Single Non-Inverting Buffer, 3-State
M74VHC1GT125DT1G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
M74VHC1GT126DF1G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
M74VHC1GT126DF1G-L22038	ONSEMI	获取价格	Single Non-Inverting Buffer, TTL Level
M74VHC1GT126DF2G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
M74VHC1GT126DT1G	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
M74VHC1GT14DFT1G	ONSEMI	获取价格	Schmitt−Trigger Inverter / CMOS Logic Level Shifter LSTTL−Compatible Inputs
M74VHC1GT14DFT1G-L22038	ONSEMI	获取价格	Single Inverter with TTL Level Input, Schmitt Trigger Input
M74VHC1GT14DFT2G	ONSEMI	获取价格	Schmitt−Trigger Inverter / CMOS Logic Level Shifter LSTTL−Compatible Inputs

与M74VHC1GT125DF1G相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

5
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

12

产品中心

服务支持

精选活动

关于我们

帮助中心

M74VHC1GT125DF1G

M74VHC1GT125DF1G 技术参数

M74VHC1GT125DF1G 数据手册

M74VHC1GT125DF1G 替代型号

与M74VHC1GT125DF1G相关器件

与M74VHC1GT125DF1G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M74VHC1GT125DF1G

M74VHC1GT125DF1G 技术参数

M74VHC1GT125DF1G 数据手册

M74VHC1GT125DF1G 替代型号

与M74VHC1GT125DF1G相关器件

与M74VHC1GT125DF1G相关文章

您还可以找

您在本页遇到什么问题？