5秒后页面跳转
M74HCT74RM13TR PDF预览

M74HCT74RM13TR

更新时间: 2024-11-25 22:16:39
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
10页 435K
描述
DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR

M74HCT74RM13TR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SO-14针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:7.64Is Samacsys:N
系列:HCTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:8.65 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:18000000 Hz最大I(ol):0.004 A
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
传播延迟(tpd):50 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:18 MHz
Base Number Matches:1

M74HCT74RM13TR 数据手册

 浏览型号M74HCT74RM13TR的Datasheet PDF文件第2页浏览型号M74HCT74RM13TR的Datasheet PDF文件第3页浏览型号M74HCT74RM13TR的Datasheet PDF文件第4页浏览型号M74HCT74RM13TR的Datasheet PDF文件第5页浏览型号M74HCT74RM13TR的Datasheet PDF文件第6页浏览型号M74HCT74RM13TR的Datasheet PDF文件第7页 
M74HCT74  
DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR  
HIGH SPEED :  
= 48MHz (TYP.) at V = 4.5V  
f
MAX  
CC  
LOW POWER DISSIPATION:  
=2µA(MAX.) at T =25°C  
I
CC  
A
COMPATIBLE WITH TTL OUTPUTS :  
= 2V (MIN.) V = 0.8V (MAX)  
V
IH  
IL  
DIP  
SOP  
TSSOP  
T & R  
BALANCED PROPAGATION DELAYS:  
t
t
PLH  
PHL  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
ORDER CODES  
PACKAGE  
OH  
OL  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 74  
TUBE  
DIP  
SOP  
M74HCT74B1R  
M74HCT74M1R  
M74HCT74RM13TR  
M74HCT74TTR  
DESCRIPTION  
The M74HCT74 is an high speed CMOS DUAL D  
TYPE FLIP FLOP WITH CLEAR fabricated with  
TSSOP  
2
silicon gate C MOS technology.  
The M74HCT74 is designed to directly interface  
HSC MOS systems with TTL and NMOS  
components.  
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
2
A signal on the D INPUT (nD) is transferred on the  
Q OUTPUT during the positive going transition of  
the clock pulse. CLEAR (CLR) and PRESET (PR)  
are independent of the clock and accomplished by  
a low on the appropriate input.  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
August 2001  
1/10  

M74HCT74RM13TR 替代型号

型号 品牌 替代类型 描述 数据表
SN74HCT74DR TI

功能相似

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HCT74D TI

功能相似

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
MM74HCT74M FAIRCHILD

功能相似

Dual D-Type Flip-Flop with Preset and Clear

与M74HCT74RM13TR相关器件

型号 品牌 获取价格 描述 数据表
M74HCT74TTR STMICROELECTRONICS

获取价格

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HCT75 STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75-2 STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75B1R STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75C1R STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75M1R STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75RM13TR STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT75TTR STMICROELECTRONICS

获取价格

4 BIT D TYPE LATCH
M74HCT86 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE
M74HCT86-2 STMICROELECTRONICS

获取价格

QUAD EXCLUSIVE OR GATE