5秒后页面跳转
M74HC563F1R PDF预览

M74HC563F1R

更新时间: 2024-09-21 22:19:35
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 输出元件
页数 文件大小 规格书
13页 275K
描述
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HC563 INVERTING - HC573 NON INVERTING

M74HC563F1R 数据手册

 浏览型号M74HC563F1R的Datasheet PDF文件第2页浏览型号M74HC563F1R的Datasheet PDF文件第3页浏览型号M74HC563F1R的Datasheet PDF文件第4页浏览型号M74HC563F1R的Datasheet PDF文件第5页浏览型号M74HC563F1R的Datasheet PDF文件第6页浏览型号M74HC563F1R的Datasheet PDF文件第7页 
M54/74HC563  
M54/74HC573  
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT  
HC563 INVERTING - HC573 NON INVERTING  
.
.
.
.
.
.
.
.
HIGH SPEED  
PD = 13 ns (TYP.) AT VCC = 5 V  
LOW POWER DISSIPATION  
ICC = 4 µA (MAX.) AT TA = 25 °C  
HIGH NOISE IMMUNITY  
t
V
NIH = VNIL = 28 % VCC (MIN.)  
OUTPUT DRIVE CAPABILITY  
15 LSTTL LOADS  
SYMMETRICAL OUTPUT IMPEDANCE  
IOL = IOH = 6 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
WIDE OPERATING VOLTAGE RANGE  
VCC (OPR) = 2 V TO 6 V  
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
PIN AND FUNCTION COMPATIBLE  
WITH 54/74LS563/573  
ORDER CODES :  
M54HCXXXF1R  
M74HCXXXB1R  
M74HCXXXM1R  
M74HCXXXC1R  
DESCRIPTION  
The M54/74HC563 and M54HC573 are high speed  
CMOS OCTAL LATCH WITH 3-STATE OUTPUTS  
fabricated with in silicon gate C2MOS technology.  
of D input data. While the OE input is at low level,  
the eight outputs will be in a normal logic state (high  
or low logic level) and while high level the outpts will  
be in a high impedance state.  
These ICs archive the high speed operation similar  
to equivalent LSTTL while maintaning the CMOS  
low power dissipation.  
The application designer has  
a choise of  
combination of inverting and non inverting outputs.  
These 8 bit D-Type latches are controlled by a latch  
enable input (LE) and a output enable input (OE).  
The three state output configuration and the wide  
choise of outline make bus organized system  
simple.  
While the LE input is held at a high level, the Q  
outputs will follow the data input precisely or  
inversely. When the LE is taken low, the Q outputs  
will be latched precisely or inversely at the logic level  
All inputs are equipped with protection circuits  
against discharge and transient excess voltage.  
PIN CONNECTION (top view)  
HC563  
HC573  
HC563  
HC573  
October 1993  
1/13  

与M74HC563F1R相关器件

型号 品牌 获取价格 描述 数据表
M74HC563M1R STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HC563 INVERTING - HC573 NON INVERTING
M74HC563RM13TR STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT INVERTING
M74HC563TTR STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT INVERTING
M74HC564 STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HC564 INVERTING - HC574 NON INVERTING
M74HC564B1N STMICROELECTRONICS

获取价格

HC/UH SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDIP20, PLASTIC, DIP-20
M74HC564B1R STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HC564 INVERTING - HC574 NON INVERTING
M74HC564C1R STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HC564 INVERTING - HC574 NON INVERTING
M74HC564DWP MITSUBISHI

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDSO20
M74HC564F1R STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT HC564 INVERTING - HC574 NON INVERTING
M74HC564FP MITSUBISHI

获取价格

D Flip-Flop, 8-Func, Positive Edge Triggered, CMOS, PDSO20