5秒后页面跳转
M74HC131RM13TR PDF预览

M74HC131RM13TR

更新时间: 2024-01-02 19:21:44
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS /
页数 文件大小 规格书
12页 264K
描述
3 TO 8 LINE DECODER/LATCH

M74HC131RM13TR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.65
其他特性:ADDRESS REGISTERS; 2 ENABLE INPUTS系列:HC/UH
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:OTHER DECODER/DRIVER
最大频率@ Nom-Sup:22700000 Hz最大I(ol):0.004 A
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/6 V
Prop。Delay @ Nom-Sup:60 ns传播延迟(tpd):300 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mmBase Number Matches:1

M74HC131RM13TR 数据手册

 浏览型号M74HC131RM13TR的Datasheet PDF文件第2页浏览型号M74HC131RM13TR的Datasheet PDF文件第3页浏览型号M74HC131RM13TR的Datasheet PDF文件第4页浏览型号M74HC131RM13TR的Datasheet PDF文件第5页浏览型号M74HC131RM13TR的Datasheet PDF文件第6页浏览型号M74HC131RM13TR的Datasheet PDF文件第7页 
M54HC131  
M74HC131  
3 TO 8 LINE DECODER/LATCH  
.
.
.
.
.
.
.
.
HIGH SPEED  
tPD = 22 ns (TYP.) AT VCC = 5 V  
LOW POWER DISSIPATION  
ICC = 4 µA (MAX.) at TA = 25 °C  
HIGH NOISE IMMUNITY  
VNIH = VNIL = 28 % VCC (MIN.)  
OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS  
SYMMETRICAL OUTPUT IMPEDANCE  
| IOH | = IOL = 4 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
WIDE OPERATING VOLTAGE RANGE  
VCC(OPR) = 2 V to 6 V  
PIN AND FUNCTION COMPATIBLE WITH  
54/74LS131  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
ORDER CODES :  
M54HC131F1R  
M74HC131B1R  
M74HC131M1R  
M74HC131C1R  
PIN CONNECTIONS (top view)  
DESCRIPTION  
The M54/74HC131 is a high speed CMOS 3 TO 8  
LINE DECODER/LATCH fabricated in silicon gate  
C2MOS technology.  
It has the same high speed performance of LSTTL  
combined with true CMOS low power consumption.  
This device is a DECODER/LATCH capable of se-  
lectingarbitrarily one of eight outputs by three binary  
inputs A, B, and C, in this case, the selected output  
is at logic ”low”.  
Also, when ENABLE input G1 is set low or ENABLE  
input G2 is set high, selection is inhibited regardless  
of other input signals and all the outputs are at high.  
All inputs are equipped with protection circuits  
against static discharge and transient excess volt-  
age.  
NC =  
No Internal  
Connection  
October 1992  
1/12  

与M74HC131RM13TR相关器件

型号 品牌 获取价格 描述 数据表
M74HC132 STMICROELECTRONICS

获取价格

QUAD 2-INPUT SCHMITT NAND GATE
M74HC132B1R STMICROELECTRONICS

获取价格

QUAD 2-INPUT SCHMITT NAND GATE
M74HC132C1R STMICROELECTRONICS

获取价格

QUAD 2-INPUT SCHMITT NAND GATE
M74HC132M1R STMICROELECTRONICS

获取价格

QUAD 2-INPUT SCHMITT NAND GATE
M74HC132RM13TR STMICROELECTRONICS

获取价格

QUAD 2-INPUT SCHMITT NAND GATE
M74HC132TTR STMICROELECTRONICS

获取价格

QUAD 2-INPUT SCHMITT NAND GATE
M74HC132YRM13TR STMICROELECTRONICS

获取价格

四路2输入施密特与非门
M74HC132YTTR STMICROELECTRONICS

获取价格

Quad 2-Input Schmitt NAND Gate
M74HC133 STMICROELECTRONICS

获取价格

13 INPUT NAND GATE
M74HC133_01 STMICROELECTRONICS

获取价格

13 INPUT NAND GATE