5秒后页面跳转
M74HC107B1R PDF预览

M74HC107B1R

更新时间: 2024-09-28 22:06:47
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 251K
描述
DUAL J-K FLIP FLOP WITH CLEAR

M74HC107B1R 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:DIP包装说明:PLASTIC, DIP-14
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.37
Is Samacsys:N其他特性:MASTER SLAVE OPERATION
系列:HC/UHJESD-30 代码:R-PDIP-T14
JESD-609代码:e4负载电容(CL):50 pF
逻辑集成电路类型:J-K FLIP-FLOP最大频率@ Nom-Sup:21000000 Hz
最大I(ol):0.004 A位数:2
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):190 ns
认证状态:Not Qualified座面最大高度:5.1 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:NEGATIVE EDGE宽度:7.62 mm
最小 fmax:25 MHzBase Number Matches:1

M74HC107B1R 数据手册

 浏览型号M74HC107B1R的Datasheet PDF文件第2页浏览型号M74HC107B1R的Datasheet PDF文件第3页浏览型号M74HC107B1R的Datasheet PDF文件第4页浏览型号M74HC107B1R的Datasheet PDF文件第5页浏览型号M74HC107B1R的Datasheet PDF文件第6页浏览型号M74HC107B1R的Datasheet PDF文件第7页 
M54HC107  
M74HC107  
DUAL J-K FLIP FLOP WITH CLEAR  
.
.
.
.
.
.
.
.
HIGH SPEED  
fMAX = 75 MHz (TYP.) AT VCC = 5 V  
LOW POWER DISSIPATION  
ICC = 2 µA (MAX.) AT TA = 25 °C  
HIGH NOISE IMMUNITY  
VNIH = VNIL = 28 % VCC (MIN.)  
OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS  
SYMMETRICAL OUTPUT IMPEDANCE  
IOH = IOL = 4 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
WIDE OPERATING VOLTAGE RANGE  
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
VCC (OPR) = 2 V TO 6 V  
PIN AND FUNCTION COMPATIBLE WITH  
54/74LS107  
ORDER CODES :  
M54HC107F1R  
M74HC107B1R  
M74HC107M1R  
M74HC107C1R  
PIN CONNECTIONS (top view)  
DESCRIPTION  
The M54/74HC107 is a high speed CMOS DUAL J-  
K FLIPFLOP fabricated in silicon gate C2MOS tech-  
nology. It has the same high speed performance of  
LSTTL combined with true CMOS low power con-  
sumption. These flip-flop are edge sensitive to the  
clock input and change state on the negative going  
transition of the clock pulse. Each one has inde-  
pendent J, K, CLOCK, and CLEAR input and Q and  
Q outputs. CLEAR is independent of the clock and  
accomplished by a logic low on the input. All inputs  
are equipped with protection circuits against static  
discharge and transient excess voltage.  
INPUT AND OUTPUT EQUIVALENT CIRCUIT  
NC =  
No Internal  
Connection  
October 1992  
1/11  

M74HC107B1R 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC74ADTR2G ONSEMI

功能相似

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
SN74HC74PWR TI

功能相似

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PW TI

功能相似

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

与M74HC107B1R相关器件

型号 品牌 获取价格 描述 数据表
M74HC107C1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH CLEAR
M74HC107F1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, FR
M74HC107FP MITSUBISHI

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO14
M74HC107M1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, MI
M74HC107M1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH CLEAR
M74HC107P MITSUBISHI

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDIP14
M74HC107RM13TR STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, SO
M74HC107TTR STMICROELECTRONICS

获取价格

暂无描述
M74HC109 STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC109_01 STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR