5秒后页面跳转
M68Z128-55N1 PDF预览

M68Z128-55N1

更新时间: 2024-11-25 22:17:27
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
12页 97K
描述
5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable

M68Z128-55N1 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP包装说明:8 X 20 MM, PLASTIC, TSOP-32
针数:32Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.32.00.41
风险等级:5.68Is Samacsys:N
最长访问时间:55 nsI/O 类型:COMMON
JESD-30 代码:R-PDSO-G32JESD-609代码:e0
长度:18.4 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端子数量:32
字数:131072 words字数代码:128000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP1封装等效代码:TSSOP32,.8,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V认证状态:Not Qualified
座面最大高度:1.2 mm最小待机电流:2 V
子类别:SRAMs最大压摆率:0.07 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8 mm
Base Number Matches:1

M68Z128-55N1 数据手册

 浏览型号M68Z128-55N1的Datasheet PDF文件第2页浏览型号M68Z128-55N1的Datasheet PDF文件第3页浏览型号M68Z128-55N1的Datasheet PDF文件第4页浏览型号M68Z128-55N1的Datasheet PDF文件第5页浏览型号M68Z128-55N1的Datasheet PDF文件第6页浏览型号M68Z128-55N1的Datasheet PDF文件第7页 
M68Z128  
5V, 1 Mbit (128Kb x8) Low Power SRAM with Output Enable  
ULTRA LOW DATA RETENTION CURRENT  
– 10nA (typical)  
– 2.0µA (max)  
OPERATION VOLTAGE: 5V ±10%  
128Kb x 8 VERY FAST SRAM with OUTPUT  
ENABLE  
EQUAL CYCLE and ACCESS TIMES: 55ns  
LOW V  
DATA RETENTION: 2V  
CC  
TRI-STATE COMMON I/O  
TSOP32 (N)  
8 x 20mm  
LOW ACTIVE and STANDBY POWER  
AUTOMATIC POWER-DOWN WHEN  
DESELECTED  
INTENDED FOR USE WITH ST  
®
®
ZEROPOWER AND TIMEKEEPER  
Figure 1. Logic Diagram  
CONTROLLERS  
DESCRIPTION  
The M68Z128 is a 1 Mbit (1,048,576 bit) CMOS  
SRAM, organized as 131,072 words by 8 bits. The  
device features fully static operation requiring no  
external clocks or timing strobes, with equal ad-  
dress access and cycle times. It requires a single  
5V ±10% supply, and all inputs and outputs are  
TTL compatible.  
V
CC  
17  
8
A0-A16  
DQ0-DQ7  
Table 1. Signal Names  
W
E1  
E2  
G
A0-A16  
Address Inputs  
Data Input/Output  
Chip Enable 1  
Chip Enable 2  
Output Enable  
Write Enable  
M68Z128  
DQ0-DQ7  
E1  
E2  
G
W
V
SS  
AI00647  
V
Supply Voltage  
Ground  
CC  
V
SS  
NC  
Not Connected Internally  
March 2000  
1/12  

与M68Z128-55N1相关器件

型号 品牌 获取价格 描述 数据表
M68Z128N STMICROELECTRONICS

获取价格

5V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M68Z128W STMICROELECTRONICS

获取价格

3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M68Z128W-70N1 STMICROELECTRONICS

获取价格

128KX8 STANDARD SRAM, 70ns, PDSO32, 8 X 20 MM, PLASTIC, TSOP-32
M68Z128W-70N1T STMICROELECTRONICS

获取价格

3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M68Z128W-70N1TR STMICROELECTRONICS

获取价格

128KX8 STANDARD SRAM, 70ns, PDSO32, 8 X 20 MM, PLASTIC, TSOP-32
M68Z128WN STMICROELECTRONICS

获取价格

3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable
M68Z512 STMICROELECTRONICS

获取价格

4 Mbit 512Kb x8 Low Power SRAM with Output Enable
M68Z512-70NC1 STMICROELECTRONICS

获取价格

暂无描述
M68Z512-70NC1T STMICROELECTRONICS

获取价格

4 Mbit 512Kb x8 Low Power SRAM with Output Enable
M68Z512-70NC1TR STMICROELECTRONICS

获取价格

暂无描述