Datasheet > 可编程逻辑 > 可编程逻辑器件> M5LV-128/68-15VC

M5LV-128/68-15VC

更新时间： 2024-10-30 05:30:15

品牌	Logo	应用领域
莱迪思 - LATTICE		可编程逻辑器件输入元件时钟
页数	文件大小	规格书
47页	1091K
描述
Fifth Generation MACH Architecture

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

M5LV-128/68-15VC 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.91
其他特性：	YES	系统内可编程：	YES
JESD-30 代码：	S-PQFP-G100	JESD-609代码：	e0
JTAG BST：	YES	湿度敏感等级：	3
宏单元数：	128	端子数量：	100
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC	封装代码：	QFP
封装等效代码：	QFP100,.63SQ,20	封装形状：	SQUARE
封装形式：	FLATPACK	电源：	3.3 V
可编程逻辑类型：	EE PLD	传播延迟：	15 ns
认证状态：	Not Qualified	子类别：	Programmable Logic Devices
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
Base Number Matches：	1

M5LV-128/68-15VC 数据手册

MACH 5 CPLD Family

Fifth Generation MACH Architecture

FEATURES

High logic densities and I/Os for increased logic integration

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 7 I/O options

— Up to 4 I/O options per macrocell density

— Up to 5 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t Commercial, 7.5 ns t Industrial

— 182 MHz f

CNT

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— IEEE 1149.1 compliant for boundary scan testing

— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced E CMOS process provides high performance, cost effective solutions

Supported by ispDesignEXPERT™ softw are for rapid logic development

— Supports HDL design methodologies with results optimized for MACH 5 devices

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice and Third-party hardw are programming support

— LatticePRO™ software for in-system programmability support on PCs and Automated Test

Equipment

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,

and System General

Publication# 20446

Amendment/0

Rev: I

Issue Date: September 2000

12 3 4 5 6 7...47

中文翻译

下载PDF

与M5LV-128/68-15VC相关器件

型号	品牌	获取价格	描述	数据表
M5LV-128/68-15VI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-15YC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-15YI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20AC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20AI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20HC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20HI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20VC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20VI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/68-20YC	LATTICE	获取价格	Fifth Generation MACH Architecture

与M5LV-128/68-15VC相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

16
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

19
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

43
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

50

产品中心

服务支持

精选活动

关于我们

帮助中心

M5LV-128/68-15VC

M5LV-128/68-15VC 技术参数

M5LV-128/68-15VC 数据手册

与M5LV-128/68-15VC相关器件

与M5LV-128/68-15VC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M5LV-128/68-15VC

M5LV-128/68-15VC 技术参数

M5LV-128/68-15VC 数据手册

与M5LV-128/68-15VC相关器件

与M5LV-128/68-15VC相关文章

您还可以找

您在本页遇到什么问题？