Datasheet > 可编程逻辑 > 可编程逻辑器件> M5LV-128/104-10AC

M5LV-128/104-10AC

更新时间： 2024-11-19 23:13:27

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
47页	1092K
描述
Fifth Generation MACH Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M5LV-128/104-10AC 数据手册

浏览型号M5LV-128/104-10AC的Datasheet PDF文件第2页

浏览型号M5LV-128/104-10AC的Datasheet PDF文件第3页

浏览型号M5LV-128/104-10AC的Datasheet PDF文件第4页

浏览型号M5LV-128/104-10AC的Datasheet PDF文件第5页

浏览型号M5LV-128/104-10AC的Datasheet PDF文件第6页

浏览型号M5LV-128/104-10AC的Datasheet PDF文件第7页

MACH 5 CPLD Family

Fifth Generation MACH Architecture

FEATURES

High logic densities and I/Os for increased logic integration

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 7 I/O options

— Up to 4 I/O options per macrocell density

— Up to 5 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t Commercial, 7.5 ns t Industrial

— 182 MHz f

CNT

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— IEEE 1149.1 compliant for boundary scan testing

— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced E CMOS process provides high performance, cost effective solutions

Supported by ispDesignEXPERT™ softw are for rapid logic development

— Supports HDL design methodologies with results optimized for MACH 5 devices

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice and Third-party hardw are programming support

— LatticePRO™ software for in-system programmability support on PCs and Automated Test

Equipment

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,

and System General

Publication# 20446

Amendment/0

Rev: I

Issue Date: September 2000

12 3 4 5 6 7...47

中文翻译

下载PDF

与M5LV-128/104-10AC相关器件

型号	品牌	获取价格	描述	数据表
M5LV-128/104-10AI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-10HC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-10HI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-10VC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-10VI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-10YC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-10YI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-12AC	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-12AI	LATTICE	获取价格	Fifth Generation MACH Architecture
M5LV-128/104-12HC	LATTICE	获取价格	Fifth Generation MACH Architecture

与M5LV-128/104-10AC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

25
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

17
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

M5LV-128/104-10AC

M5LV-128/104-10AC 数据手册

与M5LV-128/104-10AC相关器件

与M5LV-128/104-10AC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M5LV-128/104-10AC

M5LV-128/104-10AC 数据手册

与M5LV-128/104-10AC相关器件

与M5LV-128/104-10AC相关文章

您还可以找

您在本页遇到什么问题？