Datasheet > M5A3-192/104-12VI

M5A3-192/104-12VI

更新时间： 2024-09-26 07:04:51

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
50页	1355K
描述
EE PLD, 12ns, 192-Cell, CMOS, PQFP144, TQFP-144

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M5A3-192/104-12VI 数据手册

浏览型号M5A3-192/104-12VI的Datasheet PDF文件第2页

浏览型号M5A3-192/104-12VI的Datasheet PDF文件第3页

浏览型号M5A3-192/104-12VI的Datasheet PDF文件第4页

浏览型号M5A3-192/104-12VI的Datasheet PDF文件第5页

浏览型号M5A3-192/104-12VI的Datasheet PDF文件第6页

浏览型号M5A3-192/104-12VI的Datasheet PDF文件第7页

MACH 5 CPLD Family

Fifth Generation MACH Architecture

FEATURES

High logic densities and I/Os for increased logic integration

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 8 I/O options

— Up to 5 I/O options per macrocell density

— Up to 6 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t Commercial, 7.5 ns t Industrial

— 182 MHz f

CNT

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— JTAG (IEEE 1149.1) compliant for boundary scan testing

— 3.3-V & 5-V JTAG in-system programming

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Programmable pull-up or Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced EE CMOS process provides high performance, cost effective solutions

Supported by Vantis DesignDirect™ softw are for rapid logic development

— Supports HDL design methodologies with results optimized for Vantis

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Vantis and Third-party hardw are programming support

— Lattice/VantisPRO™ (formerly known as MACHPRO ) software for in-system programmability

support on PCs and Automated Test Equipment

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,

and System General

Publication# 20446

Amendment/0

Rev: G

Issue Date: November 1 998

12 3 4 5 6 7...50

中文翻译

下载PDF

与M5A3-192/104-12VI相关器件

型号	品牌	获取价格	描述	数据表
M5A3-192/120-5YC	LATTICE	获取价格	EE PLD, 5.5ns, 192-Cell, CMOS, PQFP160, PLASTIC, QFP-160
M5A3-192/120-7YC	LATTICE	获取价格	EE PLD, 7.5ns, 192-Cell, CMOS, PQFP160, PLASTIC, QFP-160
M5A3-192/68-12YI	LATTICE	获取价格	EE PLD, 12ns, 192-Cell, CMOS, PQFP100, PLASTIC, QFP-100
M5A3-192/68-15YI	LATTICE	获取价格	EE PLD, 15ns, 192-Cell, CMOS, PQFP100, PLASTIC, QFP-100
M5A3-192/68-7YC	LATTICE	获取价格	EE PLD, 7.5ns, 192-Cell, CMOS, PQFP100, PLASTIC, QFP-100
M5A3-192/68-7YI	LATTICE	获取价格	EE PLD, 7.5ns, 192-Cell, CMOS, PQFP100, PLASTIC, QFP-100
M5A3-192/74-10VC	LATTICE	获取价格	EE PLD, 10ns, 192-Cell, CMOS, PQFP100, TQFP-100
M5A3-192/74-10VI	LATTICE	获取价格	EE PLD, 10ns, 192-Cell, CMOS, PQFP100, TQFP-100
M5A3-192/74-15VI	LATTICE	获取价格	EE PLD, 15ns, 192-Cell, CMOS, PQFP100, TQFP-100
M5A3-192/74-7VC	LATTICE	获取价格	EE PLD, 7.5ns, 192-Cell, CMOS, PQFP100, TQFP-100

与M5A3-192/104-12VI相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

6
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

11
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

16

产品中心

服务支持

精选活动

关于我们

帮助中心

M5A3-192/104-12VI

M5A3-192/104-12VI 数据手册

与M5A3-192/104-12VI相关器件

与M5A3-192/104-12VI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M5A3-192/104-12VI

M5A3-192/104-12VI 数据手册

与M5A3-192/104-12VI相关器件

与M5A3-192/104-12VI相关文章

您还可以找

您在本页遇到什么问题？