5秒后页面跳转
M54HC137K PDF预览

M54HC137K

更新时间: 2024-11-04 05:00:59
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 解码器驱动器逻辑集成电路
页数 文件大小 规格书
10页 227K
描述
RAD-HARD 3 TO 8 LINE DECODER/LATCH (INVERTING)

M54HC137K 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DFP
包装说明:DFP, FL16,.3针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.85
系列:HC/UH输入调节:LATCHED
JESD-30 代码:R-CDFP-F16JESD-609代码:e0
长度:9.94 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DFP封装等效代码:FL16,.3
封装形状:RECTANGULAR封装形式:FLATPACK
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/6 V
Prop。Delay @ Nom-Sup:22 ns传播延迟(tpd):110 ns
认证状态:Not Qualified座面最大高度:2.38 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
总剂量:50k Rad(Si) V宽度:6.91 mm
Base Number Matches:1

M54HC137K 数据手册

 浏览型号M54HC137K的Datasheet PDF文件第2页浏览型号M54HC137K的Datasheet PDF文件第3页浏览型号M54HC137K的Datasheet PDF文件第4页浏览型号M54HC137K的Datasheet PDF文件第5页浏览型号M54HC137K的Datasheet PDF文件第6页浏览型号M54HC137K的Datasheet PDF文件第7页 
M54HC137  
RAD-HARD 3 TO 8 LINE DECODER/LATCH (INVERTING)  
HIGH SPEED:  
=18ns (TYP.) at V = 6V  
t
PD  
CC  
LOW POWER DISSIPATION:  
= 2µA (MAX.) at T =25°C  
I
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
DILC-16  
FPC-16  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PACKAGE  
PLH  
PHL  
WIDE OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 6V  
FM  
EM  
V
CC  
DILC  
FPC  
M54HC137D  
M54HC137K  
M54HC137D1  
M54HC137K1  
PIN AND FUNCTION COMPATIBLE WITH  
54 SERIES 137  
SPACE GRADE-1: ESA SCC QUALIFIED  
50 krad QUALIFIED, 100 krad AVAILABLE ON  
REQUEST  
NO SEL UNDER HIGH LET HEAVY IONS  
IRRADIATION  
to high, the addresses present at the select inputs  
(A, B, and C) is stored in the latches. As long as  
GL remains high no address changes will be  
recognized. Output enable pins G1 and G2,  
control the state of the outputs independently of  
the select or latch-enable inputs. All the outputs  
are high unless G1 is high and G2 is low. The  
54HC137 is ideally suited for the implementation  
of glitch-free decoders in stored-address  
application in bus oriented systems.  
DEVICE FULLY COMPLIANT WITH  
SCC-9205-013  
DESCRIPTION  
The M54HC137 is an high speed CMOS 3 TO 8  
LINE DECODER/LATCH (INVERTING) fabricated  
with silicon gate C MOS technology.  
This device is a 3 to 8 line decoder with latches on  
the three address inputs. When GL goes from low  
2
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
PIN CONNECTION  
March 2004  
1/10  

与M54HC137K相关器件

型号 品牌 获取价格 描述 数据表
M54HC137K1 STMICROELECTRONICS

获取价格

RAD-HARD 3 TO 8 LINE DECODER/LATCH (INVERTING)
M54HC138 STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER INVERTING
M54HC138_04 STMICROELECTRONICS

获取价格

RAD-HARD 3 TO 8 LINE DECODER (INVERTING)
M54HC138D STMICROELECTRONICS

获取价格

RAD-HARD 3 TO 8 LINE DECODER (INVERTING)
M54HC138D1 STMICROELECTRONICS

获取价格

RAD-HARD 3 TO 8 LINE DECODER (INVERTING)
M54HC138DG STMICROELECTRONICS

获取价格

抗辐照3至8线解码器反相器
M54HC138F1 STMICROELECTRONICS

获取价格

HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16, FRIT SEALED, CERAMIC, DIP-16
M54HC138F1R STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER INVERTING
M54HC138K STMICROELECTRONICS

获取价格

RAD-HARD 3 TO 8 LINE DECODER (INVERTING)
M54HC138K1 STMICROELECTRONICS

获取价格

RAD-HARD 3 TO 8 LINE DECODER (INVERTING)