5秒后页面跳转
M52S16161A-10TG2J PDF预览

M52S16161A-10TG2J

更新时间: 2024-11-20 15:39:55
品牌 Logo 应用领域
晶豪 - ESMT 动态存储器光电二极管内存集成电路
页数 文件大小 规格书
31页 877K
描述
Synchronous DRAM, 1MX16, 9ns, CMOS, PDSO50, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50

M52S16161A-10TG2J 技术参数

生命周期:Contact Manufacturer包装说明:TSOP2,
Reach Compliance Code:unknown风险等级:5.72
访问模式:DUAL BANK PAGE BURST最长访问时间:9 ns
其他特性:AUTO/SELF REFRESHJESD-30 代码:R-PDSO-G50
长度:20.95 mm内存密度:16777216 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:50字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:1MX16封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE座面最大高度:1.2 mm
自我刷新:YES最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

M52S16161A-10TG2J 数据手册

 浏览型号M52S16161A-10TG2J的Datasheet PDF文件第2页浏览型号M52S16161A-10TG2J的Datasheet PDF文件第3页浏览型号M52S16161A-10TG2J的Datasheet PDF文件第4页浏览型号M52S16161A-10TG2J的Datasheet PDF文件第5页浏览型号M52S16161A-10TG2J的Datasheet PDF文件第6页浏览型号M52S16161A-10TG2J的Datasheet PDF文件第7页 
ESMT  
M52S16161A (2J)  
Mobile SDRAM  
512K x 16Bit x 2Banks  
Mobile Synchronous DRAM  
FEATURES  
GENERAL DESCRIPTION  
The M52S16161A is 16,777,216 bits synchronous high data  
rate Dynamic RAM organized as 2 x 524,288 words by 16 bits,  
fabricated with high performance CMOS technology.  
Synchronous design allows precise cycle control with the use of  
system clock I/O transactions are possible on every clock cycle.  
Range of operating frequencies, programmable burst length and  
programmable latencies allow the same device to be useful for a  
variety of high bandwidth, high performance memory system  
applications.  
z
z
z
z
2.5V power supply  
LVCMOS compatible with multiplexed address  
Dual banks operation  
MRS cycle with address key programs  
-
-
-
CAS Latency (2 & 3 )  
Burst Length (1, 2, 4, 8 & full page)  
Burst Type (Sequential & Interleave)  
z
z
EMRS cycle with address key programs.  
All inputs are sampled at the positive going edge of the  
system clock  
z
z
Burst Read Single-bit Write operation  
Special Function Support.  
ORDERING INFORMATION  
-
-
-
PASR (Partial Array Self Refresh )  
TCSR (Temperature compensated Self Refresh)  
DS (Driver Strength)  
Product ID  
Max Freq.  
Package  
Comments  
M52S16161A-6TG2J  
166MHz 50 Pin TSOP(II) Pb-free  
z
z
z
DQM for masking  
Auto & self refresh  
32ms refresh period (2K cycle)  
M52S16161A-7.5TG2J 133MHz 50 Pin TSOP(II) Pb-free  
M52S16161A-10TG2J 100MHz 50 Pin TSOP(II) Pb-free  
PIN CONFIGURATION (TOP VIEW)  
(TSOPII 50L, 400milX825mil Body, 0.8mm Pin Pitch )  
VDD  
1
VSS  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
DQ0  
DQ1  
VSSQ  
DQ2  
DQ3  
VDDQ  
DQ4  
DQ5  
VSSQ  
DQ6  
DQ7  
VDDQ  
LDQM  
WE  
2
DQ15  
DQ14  
VSSQ  
DQ13  
DQ12  
VDDQ  
DQ11  
DQ10  
VSSQ  
DQ9  
DQ8  
VDDQ  
N.C/RFU  
UDQM  
CLK  
CKE  
N.C  
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
CAS  
RAS  
CS  
BA  
A9  
A10/AP  
A0  
A8  
A7  
A1  
A6  
A2  
A5  
A3  
A4  
VDD  
VSS  
Elite Semiconductor Memory Technology Inc.  
Publication Date : Aug. 2010  
Revision : 1.4 1/31  

与M52S16161A-10TG2J相关器件

型号 品牌 获取价格 描述 数据表
M52S16161A-6TG2J ESMT

获取价格

Synchronous DRAM, 1MX16, 5.5ns, CMOS, PDSO50, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE
M52S16161A-7.5TG2J ESMT

获取价格

Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE,
M52S16161A-8BG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M52S16161A-8TG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M52S32162A ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A_08 ESMT

获取价格

1M x 16Bit x 2Banks Mobile Synchronous DRAM
M52S32162A_1 ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A-10BG ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A-10BIG ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M52S32162A-10TG ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM