5秒后页面跳转
M52S128168A_08 PDF预览

M52S128168A_08

更新时间: 2024-11-29 05:46:55
品牌 Logo 应用领域
晶豪 - ESMT 动态存储器
页数 文件大小 规格书
47页 1134K
描述
2M x 16 Bit x 4 Banks Synchronous DRAM

M52S128168A_08 数据手册

 浏览型号M52S128168A_08的Datasheet PDF文件第2页浏览型号M52S128168A_08的Datasheet PDF文件第3页浏览型号M52S128168A_08的Datasheet PDF文件第4页浏览型号M52S128168A_08的Datasheet PDF文件第5页浏览型号M52S128168A_08的Datasheet PDF文件第6页浏览型号M52S128168A_08的Datasheet PDF文件第7页 
ESMT  
Mobile SDRAM  
M52S128168A  
2M x 16 Bit x 4 Banks  
Synchronous DRAM  
FEATURES  
ORDERING INFORMATION  
y
y
y
y
2.5V power supply  
LVTTL compatible with multiplexed address  
Four banks operation  
MRS cycle with address key programs  
- CAS Latency (2 & 3)  
- Burst Length (1, 2, 4, 8 & full page)  
- Burst Type (Sequential & Interleave)  
EMRS cycle with address  
Product ID  
Max Freq.  
Package  
Comments  
Pb-free  
M52S128168A-7TG  
M52S128168A-7BG  
143MHz  
54 TSOP II  
143MHz 54 Ball FBGA  
54 TSOP II  
M52S128168A-7.5BG 133MHz 54 Ball FBGA  
M52S128168A-10TG 100MHz 54 TSOP II  
M52S128168A-10BG 100MHz 54 Ball FBGA  
Pb-free  
M52S128168A-7.5TG 133MHz  
Pb-free  
Pb-free  
Pb-free  
Pb-free  
y
y
All inputs are sampled at the positive going edge of the  
system clock  
Special function support  
y
-
-
-
PASR (Partial Array Self Refresh)  
TCSR (Temperature Compensated Self Refresh)  
DS (Driver Strength)  
y
y
y
DQM for masking  
Auto & self refresh  
64ms refresh period (4K cycle)  
GENERAL DESCRIPTION  
The M52S128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words  
by 16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on  
every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same  
device to be useful for a variety of high bandwidth, high performance memory system applications.  
PIN ASSIGNMENT (Top View)  
1
2
3
4
5
6
7
8
9
VDD  
DQ0  
VDDQ  
DQ1  
DQ2  
VSSQ  
DQ3  
DQ4  
VDDQ  
1
2
3
4
5
6
7
8
9
54  
53 DQ15  
52 VSSQ  
VSS  
VSSQ  
VDDQ  
DQ0  
VDD  
A
B
C
D
E
F
VSS  
DQ15  
VDDQ  
VSSQ  
VSSQ  
VDDQ  
DQ2  
DQ4  
DQ1  
DQ3  
DQ14  
DQ12  
DQ13  
DQ11  
51 DQ14  
50 DQ13  
49  
48  
VDDQ  
DQ12  
47 DQ11  
46 VSSQ  
VSSQ  
VDD  
DQ6  
DQ10  
DQ8  
DQ9  
NC  
VDDQ  
VSS  
CKE  
A9  
DQ5  
DQ7  
45 DQ10  
44 DQ9  
DQ5 10  
DQ6 11  
LDQM  
43  
42 DQ8  
41 VSS  
VDDQ  
VSSQ  
DQ7 13  
VDD 14  
12  
UDQM  
NC  
CLK  
A11  
CAS  
BA0  
RAS  
BA1  
WE  
CS  
LDQM 15  
WE 16  
40 NC  
G
H
J
39 UDQM  
38 CLK  
37 CKE  
36 NC  
CAS 17  
RAS 18  
CS 19  
A8  
A0  
A3  
A10  
A7  
A5  
A6  
A4  
A1  
A2  
54 Ball FBGA  
(8x8mm)  
(mm ball pitch)  
VSS  
VDD  
35  
34  
33  
32  
31  
30  
29  
28  
A11  
A9  
BA0 20  
BA1 21  
A10/AP 22  
A8  
A0  
A1  
23  
24  
25  
26  
27  
A7  
A6  
A2  
A5  
A4  
A3  
VDD  
VSS  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Dec. 2008  
Revision: 1.2 1/47  

与M52S128168A_08相关器件

型号 品牌 获取价格 描述 数据表
M52S128168A-10BG ESMT

获取价格

1M x 16 Bit x 4 Banks Synchronous DRAM
M52S128168A-10BIG ESMT

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PBGA54, 8 X 8 MM, LEAD FREE, VFBGA-54
M52S128168A-10TG ESMT

获取价格

1M x 16 Bit x 4 Banks Synchronous DRAM
M52S128168A-10TIG ESMT

获取价格

Synchronous DRAM, 4MX16, 7ns, CMOS, PDSO54, 0.400 INCH, LEAD FREE, TSOP2-54
M52S128168A-7.5BG ESMT

获取价格

1M x 16 Bit x 4 Banks Synchronous DRAM
M52S128168A-7.5BIG ESMT

获取价格

Synchronous DRAM, 4MX16, 6ns, CMOS, PBGA54, 8 X 8 MM, LEAD FREE, VFBGA-54
M52S128168A-7.5TG ESMT

获取价格

1M x 16 Bit x 4 Banks Synchronous DRAM
M52S128168A-7.5TIG ESMT

获取价格

Synchronous DRAM, 4MX16, 6ns, CMOS, PDSO54, 0.400 INCH, LEAD FREE, TSOP2-54
M52S128168A-7BG ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M52S128168A-7BIG ESMT

获取价格

暂无描述