5秒后页面跳转
M5-512/160-7HI PDF预览

M5-512/160-7HI

更新时间: 2024-11-27 05:23:11
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
47页 1091K
描述
Fifth Generation MACH Architecture

M5-512/160-7HI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:HEAT SINK, PLASTIC, QFP-208针数:208
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.91
Is Samacsys:N最大时钟频率:71.4 MHz
JESD-30 代码:S-PQFP-G208JESD-609代码:e0
长度:28 mm专用输入次数:
I/O 线路数量:160端子数量:208
最高工作温度:85 °C最低工作温度:-40 °C
组织:0 DEDICATED INPUTS, 160 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:HFQFP
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, FINE PITCH
峰值回流温度(摄氏度):225可编程逻辑类型:EE PLD
传播延迟:7.5 ns认证状态:Not Qualified
座面最大高度:4.1 mm最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:28 mmBase Number Matches:1

M5-512/160-7HI 数据手册

 浏览型号M5-512/160-7HI的Datasheet PDF文件第2页浏览型号M5-512/160-7HI的Datasheet PDF文件第3页浏览型号M5-512/160-7HI的Datasheet PDF文件第4页浏览型号M5-512/160-7HI的Datasheet PDF文件第5页浏览型号M5-512/160-7HI的Datasheet PDF文件第6页浏览型号M5-512/160-7HI的Datasheet PDF文件第7页 
MACH 5 CPLD Family  
Fifth Generation MACH Architecture  
FEATURES  
  High logic densities and I/Os for increased logic integration  
— 128 to 512 macrocell densities  
— 68 to 256 I/Os  
  Wide selection of density and I/O combinations to support most application needs  
— 6 macrocell density options  
— 7 I/O options  
— Up to 4 I/O options per macrocell density  
— Up to 5 density & I/O options for each package  
  Performance features to fit system needs  
— 5.5 ns t Commercial, 7.5 ns t Industrial  
PD  
PD  
— 182 MHz f  
CNT  
— Four programmable power/speed settings per block  
  Flexible architecture facilitates logic design  
— Multiple levels of switch matrices allow for performance-based routing  
— 100% routability and pin-out retention  
— Synchronous and asynchronous clocking, including dual-edge clocking  
— Asynchronous product- or sum-term set or reset  
— 16 to 64 output enables  
— Functions of up to 32 product terms  
  Advanced capabilities for easy system integration  
— 3.3-V & 5-V JEDEC-compliant operations  
— IEEE 1149.1 compliant for boundary scan testing  
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port  
— PCI compliant (-5/-6/-7/-10/-12 speed grades)  
— Safe for mixed supply voltage system design  
— Bus-Friendly™ Inputs & I/Os  
— Individual output slew rate control  
— Hot socketing  
— Programmable security bit  
2
  Advanced E CMOS process provides high performance, cost effective solutions  
  Supported by ispDesignEXPERT™ softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for MACH 5 devices  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice and Third-party hardw are programming support  
LatticePRO™ software for in-system programmability support on PCs and Automated Test  
Equipment  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# 20446  
Amendment/0  
Rev: I  
Issue Date: September 2000  

与M5-512/160-7HI相关器件

型号 品牌 获取价格 描述 数据表
M5-512/160-7VC LATTICE

获取价格

Fifth Generation MACH Architecture
M5-512/160-7VI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-512/160-7YC LATTICE

获取价格

Fifth Generation MACH Architecture
M5-512/160-7YI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-512/184-10HC LATTICE

获取价格

EE PLD, 10ns, 512-Cell, CMOS, PQFP240, HEAT SINK, PLASTIC, QFP-240
M5-512/184-10YI LATTICE

获取价格

EE PLD, 12ns, CMOS, PQFP240,
M5-512/184-12HC LATTICE

获取价格

EE PLD, 12ns, 512-Cell, CMOS, PQFP240, HEAT SINK, PLASTIC, QFP-240
M5-512/184-12YC LATTICE

获取价格

EE PLD, 12ns, CMOS, PQFP240,
M5-512/184-12YI LATTICE

获取价格

EE PLD, 15ns, CMOS, PQFP240,
M5-512/184-15HC LATTICE

获取价格

EE PLD, 15ns, 512-Cell, CMOS, PQFP240, HEAT SINK, PLASTIC, QFP-240