5秒后页面跳转
M4LV-32/32-7JI PDF预览

M4LV-32/32-7JI

更新时间: 2024-02-02 23:46:40
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑
页数 文件大小 规格书
46页 692K
描述
High Performance E 2 CMOS In-System Programmable Logic

M4LV-32/32-7JI 技术参数

生命周期:ObsoleteReach Compliance Code:unknown
风险等级:5.69Is Samacsys:N
其他特性:32 MACROCELLS; 32 FLIP FLOPS最大时钟频率:90.9 MHz
JESD-30 代码:S-PQFP-G44专用输入次数:2
I/O 线路数量:32端子数量:44
最高工作温度:85 °C最低工作温度:-40 °C
组织:2 DEDICATED INPUTS, 32 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装形状:SQUARE
封装形式:FLATPACK可编程逻辑类型:EE PLD
传播延迟:10 ns认证状态:Not Qualified
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子位置:QUAD
Base Number Matches:1

M4LV-32/32-7JI 数据手册

 浏览型号M4LV-32/32-7JI的Datasheet PDF文件第2页浏览型号M4LV-32/32-7JI的Datasheet PDF文件第3页浏览型号M4LV-32/32-7JI的Datasheet PDF文件第4页浏览型号M4LV-32/32-7JI的Datasheet PDF文件第5页浏览型号M4LV-32/32-7JI的Datasheet PDF文件第6页浏览型号M4LV-32/32-7JI的Datasheet PDF文件第7页 
MACH 4 CPLD Family  
High Performance E2CMOS®  
In-System Programmable Logic  
FEATURES  
2
  High-performance, E CMOS 3.3-V & 5-V CPLD families  
  Flexible architecture for rapid logic designs  
TM  
— Excellent First-Time-Fit  
— SpeedLocking  
and refit feature  
TM  
performance for guaranteed fixed timing  
— Central, input and output switch matrices for 100% routability and 100% pin-out retention  
  High speed  
— 7.5ns t Commercial and 10ns t Industrial  
PD  
PD  
— 111.1MHz f  
CNT  
  32 to 256 macrocells; 32 to 384 registers  
  44 to 256 pins in PLCC, PQFP, TQFP and BGA packages  
  Flexible architecture for a w ide range of design styles  
— D/T registers and latches  
— Synchronous or asynchronous mode  
— Dedicated input registers  
— Programmable polarity  
— Reset/ preset swapping  
  Advanced capabilities for easy system integration  
— 3.3-V & 5-V JEDEC-compliant operations  
— JTAG (IEEE 1149.1) compliant for boundary scan testing  
— 3.3-V & 5-V JTAG in-system programming  
— PCI compliant (-7/-10/-12 speed grades)  
— Safe for mixed supply voltage system designs  
TM  
— Bus-Friendly inputs and I/Os  
— Programmable security bit  
— Individual output slew rate control  
2
  Advanced E CMOS process provides high-performance, cost-effective solutions  
TM  
  Supported by ispDesignEXPERT softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for MACH 4  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice and third-party hardw are programming support  
TM  
LatticePRO  
equipment  
software for in-system programmability support on PCs and automated test  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# 1 7466  
Amendment/0  
Rev: M  
Issue Date: March 2000  

与M4LV-32/32-7JI相关器件

型号 品牌 获取价格 描述 数据表
M4LV-32/32-7VC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-32/32-7VC48 LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-32/32-7VI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-32/32-7VI48 LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-64/32-10JC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-64/32-10JI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-64/32-10VC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-64/32-10VC48 LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-64/32-10VI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-64/32-10VI48 LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic