5秒后页面跳转
M4LV-128/64-15VC PDF预览

M4LV-128/64-15VC

更新时间: 2024-01-14 21:08:28
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
46页 692K
描述
High Performance E 2 CMOS In-System Programmable Logic

M4LV-128/64-15VC 技术参数

是否Rohs认证: 不符合生命周期:Transferred
Reach Compliance Code:unknown风险等级:5.8
Is Samacsys:N其他特性:128 MACROCELLS; 4 EXTERNAL CLOCKS; SHARED INPUT/CLOCK; PROGRAMMABLE POLARITY
最大时钟频率:37 MHz系统内可编程:YES
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
JTAG BST:YES专用输入次数:2
I/O 线路数量:64宏单元数:128
端子数量:100最高工作温度:70 °C
最低工作温度:组织:2 DEDICATED INPUTS, 64 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP100,.7X.9
封装形状:RECTANGULAR封装形式:FLATPACK
电源:3.3 V可编程逻辑类型:EE PLD
传播延迟:15 ns认证状态:Not Qualified
子类别:Programmable Logic Devices最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.635 mm
端子位置:QUADBase Number Matches:1

M4LV-128/64-15VC 数据手册

 浏览型号M4LV-128/64-15VC的Datasheet PDF文件第2页浏览型号M4LV-128/64-15VC的Datasheet PDF文件第3页浏览型号M4LV-128/64-15VC的Datasheet PDF文件第4页浏览型号M4LV-128/64-15VC的Datasheet PDF文件第5页浏览型号M4LV-128/64-15VC的Datasheet PDF文件第6页浏览型号M4LV-128/64-15VC的Datasheet PDF文件第7页 
MACH 4 CPLD Family  
High Performance E2CMOS®  
In-System Programmable Logic  
FEATURES  
2
  High-performance, E CMOS 3.3-V & 5-V CPLD families  
  Flexible architecture for rapid logic designs  
TM  
— Excellent First-Time-Fit  
— SpeedLocking  
and refit feature  
TM  
performance for guaranteed fixed timing  
— Central, input and output switch matrices for 100% routability and 100% pin-out retention  
  High speed  
— 7.5ns t Commercial and 10ns t Industrial  
PD  
PD  
— 111.1MHz f  
CNT  
  32 to 256 macrocells; 32 to 384 registers  
  44 to 256 pins in PLCC, PQFP, TQFP and BGA packages  
  Flexible architecture for a w ide range of design styles  
— D/T registers and latches  
— Synchronous or asynchronous mode  
— Dedicated input registers  
— Programmable polarity  
— Reset/ preset swapping  
  Advanced capabilities for easy system integration  
— 3.3-V & 5-V JEDEC-compliant operations  
— JTAG (IEEE 1149.1) compliant for boundary scan testing  
— 3.3-V & 5-V JTAG in-system programming  
— PCI compliant (-7/-10/-12 speed grades)  
— Safe for mixed supply voltage system designs  
TM  
— Bus-Friendly inputs and I/Os  
— Programmable security bit  
— Individual output slew rate control  
2
  Advanced E CMOS process provides high-performance, cost-effective solutions  
TM  
  Supported by ispDesignEXPERT softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for MACH 4  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice and third-party hardw are programming support  
TM  
LatticePRO  
equipment  
software for in-system programmability support on PCs and automated test  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# 1 7466  
Amendment/0  
Rev: M  
Issue Date: March 2000  

与M4LV-128/64-15VC相关器件

型号 品牌 获取价格 描述 数据表
M4LV-128/64-15YC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128/64-15YI LATTICE

获取价格

EE PLD, 18ns, CMOS, PQFP100,
M4LV-128/64-18VI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128/64-18YI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128/64-7HI LATTICE

获取价格

EE PLD, 10ns, CMOS, PQFP100,
M4LV-128/64-7VC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128/64-7VI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128/64-7YC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128/64-7YI LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic
M4LV-128N/64-10JC LATTICE

获取价格

High Performance E 2 CMOS In-System Programmable Logic