5秒后页面跳转
M4A3-128/64-55YC PDF预览

M4A3-128/64-55YC

更新时间: 2024-10-29 03:01:15
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
62页 1139K
描述
High Performance E 2 CMOS In-System Programmable Logic

M4A3-128/64-55YC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:PLASTIC, QFP-100
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.78
Is Samacsys:N其他特性:YES
最大时钟频率:105 MHz系统内可编程:YES
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
JTAG BST:YES长度:20 mm
湿度敏感等级:3专用输入次数:2
I/O 线路数量:64宏单元数:128
端子数量:100最高工作温度:70 °C
最低工作温度:组织:2 DEDICATED INPUTS, 64 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP100,.63SQ,20
封装形状:RECTANGULAR封装形式:FLATPACK
电源:3.3 V可编程逻辑类型:EE PLD
传播延迟:5.5 ns认证状态:Not Qualified
座面最大高度:3.4 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

M4A3-128/64-55YC 数据手册

 浏览型号M4A3-128/64-55YC的Datasheet PDF文件第2页浏览型号M4A3-128/64-55YC的Datasheet PDF文件第3页浏览型号M4A3-128/64-55YC的Datasheet PDF文件第4页浏览型号M4A3-128/64-55YC的Datasheet PDF文件第5页浏览型号M4A3-128/64-55YC的Datasheet PDF文件第6页浏览型号M4A3-128/64-55YC的Datasheet PDF文件第7页 
ispMACH4A CPLD Family  
High Performance E2CMOS®  
In-System Programmable Logic  
FEATURES  
2
  High-performance, E CMOS 3.3-V & 5-V CPLD families  
  Flexible architecture for rapid logic designs  
TM  
— Excellent First-Time-Fit  
— SpeedLocking  
and refit feature  
TM  
performance for guaranteed fixed timing  
— Central, input and output switch matrices for 100% routability and 100% pin-out retention  
  High speed  
— 5.0ns t Commercial and 7.5ns t Industrial  
PD  
PD  
— 182MHz f  
CNT  
  32 to 512 macrocells; 32 to 768 registers  
  44 to 388 pins in PLCC, PQFP, TQFP, BGA, fpBGA and caBGA packages  
  Flexible architecture for a w ide range of design styles  
— D/T registers and latches  
— Synchronous or asynchronous mode  
— Dedicated input registers  
— Programmable polarity  
— Reset/ preset swapping  
  Advanced capabilities for easy system integration  
— 3.3-V & 5-V JEDEC-compliant operations  
— JTAG (IEEE 1149.1) compliant for boundary scan testing  
— 3.3-V & 5-V JTAG in-system programming  
— PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)  
— Safe for mixed supply voltage system designs  
TM  
— Programmable pull-up or Bus-Friendly inputs and I/Os  
— Hot-socketing  
— Programmable security bit  
— Individual output slew rate control  
2
  Advanced E CMOS process provides high-performance, cost-effective solutions  
TM  
  Supported by ispDesignEXPERT softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for ispMACH 4A  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice and third-party hardw are programming support  
TM  
LatticePRO  
equipment  
software for in-system programmability support on PCs and automated test  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# ISPM4A Rev: D  
Amendment/0  
Issue Date: August 2000  

与M4A3-128/64-55YC相关器件

型号 品牌 获取价格 描述 数据表
M4A3-128/64-5FAC LATTICE

获取价格

EE PLD, 5ns, CMOS, PBGA100, 0.80 MM PITCH, FBGA-100
M4A3-128/64-5VC LATTICE

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, TQFP-100
M4A3-128/64-5VNC LATTICE

获取价格

EE PLD, 5ns, CMOS, PQFP100, TQFP-100
M4A3-128/64-5YC LATTICE

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, PLASTIC, QFP-100
M4A3-128/64-65FAC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PBGA100, 0.80 MM PITCH, FBGA-100
M4A3-128/64-65FANC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PBGA100, 0.80 MM PITCH, FBGA-100
M4A3-128/64-65VNC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PQFP100, TQFP-100
M4A3-128/64-65YNC LATTICE

获取价格

EE PLD, 6.5ns, CMOS, PQFP100, PLASTIC, QFP-100
M4A3-128/64-6VC LATTICE

获取价格

EE PLD, 6ns, 128-Cell, CMOS, PQFP100, TQFP-100
M4A3-128/64-6YNC LATTICE

获取价格

EE PLD, 6ns, CMOS, PQFP100, PLASTIC, QFP-100