5秒后页面跳转
M2XXLFXIT PDF预览

M2XXLFXIT

更新时间: 2024-09-18 21:17:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 驱动逻辑集成电路
页数 文件大小 规格书
16页 434K
描述
PLL Based Clock Driver, 200 Series, 3 True Output(s), 0 Inverted Output(s), 3 X 3 MM, 0.60 MM HEIGHT, LEAD FREE, MO-220, QFN-16

M2XXLFXIT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:VQCCN,针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.56系列:200
输入调节:STANDARDJESD-30 代码:S-XQCC-N16
JESD-609代码:e4长度:3 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:16实输出次数:3
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:VQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, VERY THIN PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:0.6 mm最大供电电压 (Vsup):1.95 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:3 mm
最小 fmax:3 MHzBase Number Matches:1

M2XXLFXIT 数据手册

 浏览型号M2XXLFXIT的Datasheet PDF文件第2页浏览型号M2XXLFXIT的Datasheet PDF文件第3页浏览型号M2XXLFXIT的Datasheet PDF文件第4页浏览型号M2XXLFXIT的Datasheet PDF文件第5页浏览型号M2XXLFXIT的Datasheet PDF文件第6页浏览型号M2XXLFXIT的Datasheet PDF文件第7页 
MoBL® Clock  
M200  
Two-PLL Programmable Clock Generator  
for Portable Applications  
Two-PLL Programmable Clock Generator for Portable Applications  
Features  
Benefits  
Device Operating Voltage Options:  
MoBL Clock M200 Family: 1.8 V  
Suitable for cell phone, portable, and consumer electronics  
applications  
Multiple high-performance PLLs allow synthesis of unrelated  
frequencies  
Selectable clock output voltages for MoBL Clock M200:  
1.5 V, 1.8 V, 2.5 V, 3.0 V, or 3.3 V  
Application compatibility in multiple output voltage levels  
Fully integrated ultra low power phase-locked loops (PLLs)  
Input reference clock frequency range: 1–48 MHz  
Output clock frequency range: 3–50 MHz  
Three I2C™ programmable output clocks  
Programmable output drive strengths  
Optional Spread Spectrum capable PLLs with Lexmark or  
Linear profile for maximum EMI reduction  
PLLs can be programmed for system frequency margin tests  
Meets critical timing requirements in complex system designs  
Individually enable or disable each output using I2C  
150 ps typical cycle-to-cycle jitter  
Ease of output clock selection using programmable crossbar  
Optional Spread Spectrum for EMI reduction  
16-pin (3 × 3 × 0.6 mm) QFN Package  
Industrial temperature range  
switches  
Logic Block Diagram  
VDD_CLK1  
VDD_CLK2  
VDD_CLK3  
EXCLKIN  
REF SEL  
CLK1  
CLK2  
Output  
Dividers  
and  
Crossbar  
Switch  
PLL1  
MUX  
and  
Control  
PLL2  
(SS)  
Drive  
Logic  
Strength  
Control  
CLK3  
SCL  
I2C  
SDA  
PD#/OE  
Cypress Semiconductor Corporation  
Document Number: 001-29139 Rev. *D  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised January 16, 2013  

与M2XXLFXIT相关器件

型号 品牌 获取价格 描述 数据表
M2YV-66-M MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-66-M/Q MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-66-R2 MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-66-R2/Q MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-6A-M MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-6A-M/Q MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-6A-R2 MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-6A-R2/Q MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-A6-M MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series
M2YV-A6-M/Q MSYSTEM

获取价格

Super-mini Signal Conditioners Mini-M Series