5秒后页面跳转
M24L48512DA-60BIG PDF预览

M24L48512DA-60BIG

更新时间: 2024-01-24 18:52:11
品牌 Logo 应用领域
晶豪 - ESMT 存储内存集成电路静态存储器
页数 文件大小 规格书
12页 278K
描述
4-Mbit (512K x 8) Pseudo Static RAM

M24L48512DA-60BIG 技术参数

生命周期:Contact Manufacturer零件包装代码:BGA
包装说明:VFBGA,针数:36
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.77
Is Samacsys:N最长访问时间:60 ns
JESD-30 代码:R-PBGA-B36长度:8 mm
内存密度:4194304 bit内存集成电路类型:PSEUDO STATIC RAM
内存宽度:8功能数量:1
端子数量:36字数:524288 words
字数代码:512000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX8封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.75 mm
端子位置:BOTTOM宽度:6 mm
Base Number Matches:1

M24L48512DA-60BIG 数据手册

 浏览型号M24L48512DA-60BIG的Datasheet PDF文件第2页浏览型号M24L48512DA-60BIG的Datasheet PDF文件第3页浏览型号M24L48512DA-60BIG的Datasheet PDF文件第4页浏览型号M24L48512DA-60BIG的Datasheet PDF文件第5页浏览型号M24L48512DA-60BIG的Datasheet PDF文件第6页浏览型号M24L48512DA-60BIG的Datasheet PDF文件第7页 
ESMT  
M24L48512DA  
PSRAM  
4-Mbit (512K x 8)  
Pseudo Static RAM  
Features  
Enable ( WE )inputs LOW and Chip Enable Two (CE2) input  
HIGH. Data on the eight I/O pins (I/O0 through I/O15) is then  
written into the location specified on the address pins (A0  
through A18).  
• Advanced low power architecture  
• High speed: 55 ns, 60 ns and 70 ns  
• Wide voltage range: 2.7V to 3.6V  
• Typical active current: 1mA @ f = 1 MHz  
• Low standby power  
Reading from the device is accomplished by asserting the  
Chip Enable One ( CE1) and Output Enable ( OE ) inputs LOW  
while forcing Write Enable ( WE ) HIGH and Chip Enable  
Two(CE2) HIGH. Under these conditions, the contents of the  
memory location specified by the address pins will appear on  
the I/O pins.  
• Automatic power-down when deselected  
Functional Description  
The eight input/output pins (I/O0 through I/O7) are placed in a  
The M24L48512DA is a high-performance CMOS pseudo  
static RAM (PSRAM) organized as 512K words by 8 bits. Easy  
memory expansion is provided by an active LOW Chip  
high-impedance state when the device is deselected CE1  
HIGH or CE2 LOW), the outputs are disabled ( OE HIGH), or  
Enable( CE1), an active HIGH Chip Enable (CE2), and active  
during write operation ( CE1 LOW, CE2 HIGH, and WE  
LOW).See the Truth Table for a complete description of read  
and write modes.  
LOW Output Enable ( OE ).This device has an automatic  
power-down feature that reduces power consumption  
dramatically when deselected. Writing to the device is  
accomplished by taking Chip Enable One ( CE1) and Write  
Logic Block Diagram  
Elite Semiconductor Memory Technology Inc.  
Publication Date : Jul. 2008  
Revision : 1.1  
1/12  

与M24L48512DA-60BIG相关器件

型号 品牌 获取价格 描述 数据表
M24L48512DA-70BEG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512DA-70BIG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA-55BEG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA-55BIG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA-60BEG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA-60BIG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA-70BEG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512SA-70BIG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L816512DA ESMT

获取价格

8-Mbit (512K x 16) Pseudo Static RAM