5秒后页面跳转
M24L416256SA-55TIG PDF预览

M24L416256SA-55TIG

更新时间: 2024-02-02 16:34:48
品牌 Logo 应用领域
晶豪 - ESMT /
页数 文件大小 规格书
14页 317K
描述
4-Mbit (256K x 16) Pseudo Static RAM

M24L416256SA-55TIG 技术参数

生命周期:Contact Manufacturer零件包装代码:TSOP2
包装说明:TSOP2,针数:44
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.74
最长访问时间:55 nsJESD-30 代码:R-PDSO-G44
长度:18.41 mm内存密度:4194304 bit
内存集成电路类型:PSEUDO STATIC RAM内存宽度:16
功能数量:1端子数量:44
字数:262144 words字数代码:256000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:256KX16
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

M24L416256SA-55TIG 数据手册

 浏览型号M24L416256SA-55TIG的Datasheet PDF文件第2页浏览型号M24L416256SA-55TIG的Datasheet PDF文件第3页浏览型号M24L416256SA-55TIG的Datasheet PDF文件第4页浏览型号M24L416256SA-55TIG的Datasheet PDF文件第5页浏览型号M24L416256SA-55TIG的Datasheet PDF文件第6页浏览型号M24L416256SA-55TIG的Datasheet PDF文件第7页 
ESMT  
M24L416256SA  
PSRAM  
4-Mbit (256K x 16) Pseudo Static RAM  
The input/output pins (I/O0through I/O15) are placed in a  
high-impedance state when : deselected ( CE HIGH), outputs  
Features  
• Wide voltage range: 2.7V–3.6V  
• Access time: 55 ns, 60 ns and 70 ns  
• Ultra-low active power  
are disabled ( OE HIGH), both Byte High Enable and Byte  
Low Enable are disabled (BHE ,BLE HIGH), or during a write  
operation ( CE LOW and WE LOW).  
Writing to the device is accomplished by taking Chip  
Typical active current: 1 mA @ f = 1 MHz  
Typical active current: 8 mA @ f = fmax (70-ns speed)  
Enable( CE LOW) and Write Enable ( WE ) input LOW. If Byte  
Low Enable ( BLE ) is LOW, then data from I/O pins (I/O0  
through I/O7) is written into the location specified on the  
• Ultra low standby power  
address pins(A0 through A17). If Byte High Enable (BHE ) is  
LOW, then data from I/O pins (I/O8 through I/O15) is written into  
the location specified on the address pins (A0 through A17).  
Reading from the device is accomplished by taking Chip  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
Enable ( CE LOW) and Output Enable ( OE ) LOW while  
forcing the Write Enable ( WE ) HIGH. If Byte Low Enable  
Functional Description  
(BLE ) is LOW, then data from the memory location specified  
by the address pins will appear on I/O0 to I/O7. If Byte High  
The M24L416256SA is a high-performance CMOS Pseudo  
static RAM organized as 256K words by 16 bits that supports  
an asynchronous memory interface. This device features  
advanced circuit design to provide ultra-low active current.  
This is ideal for portable applications such as cellular  
telephones. The device can be put into standby mode when  
Enable(BHE ) is LOW, then data from memory will appear on  
I/O8 toI/O15. Refer to the truth table for a complete description  
of read and write modes.  
deselected ( CE HIGH or both BHE and BLE are HIGH).  
Logic Block Diagram  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Jul. 2008  
Revision: 1.4  
1/14  

与M24L416256SA-55TIG相关器件

型号 品牌 获取价格 描述 数据表
M24L416256SA-60BEG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-60BIG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-60TEG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-60TIG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-70BEG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-70BIG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-70TEG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L416256SA-70TIG ESMT

获取价格

4-Mbit (256K x 16) Pseudo Static RAM
M24L48512DA ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM
M24L48512DA-55BEG ESMT

获取价格

4-Mbit (512K x 8) Pseudo Static RAM