5秒后页面跳转
M2005-02-690.5692 PDF预览

M2005-02-690.5692

更新时间: 2024-11-29 21:00:55
品牌 Logo 应用领域
SPECTRUM ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
10页 1345K
描述
Support Circuit, 1-Func,

M2005-02-690.5692 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:QCCN,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.91应用程序:SONET;SDH
JESD-30 代码:S-XQCC-N36长度:9 mm
功能数量:1端子数量:36
最高工作温度:70 °C最低工作温度:
封装主体材料:UNSPECIFIED封装代码:QCCN
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:2.8 mm标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT
温度等级:COMMERCIAL端子形式:NO LEAD
端子节距:0.635 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:9 mm
Base Number Matches:1

M2005-02-690.5692 数据手册

 浏览型号M2005-02-690.5692的Datasheet PDF文件第2页浏览型号M2005-02-690.5692的Datasheet PDF文件第3页浏览型号M2005-02-690.5692的Datasheet PDF文件第4页浏览型号M2005-02-690.5692的Datasheet PDF文件第5页浏览型号M2005-02-690.5692的Datasheet PDF文件第6页浏览型号M2005-02-690.5692的Datasheet PDF文件第7页 
M2005-02  
Micro Networks  
An Integrated Circuit Systems Company  
Preliminary Specifications  
M2005-02  
Frequency Translator  
DESCRIPTION  
The M2005-02 integrates a high performance Phase  
Locked Loop (PLL) with a Voltage Controlled SAW  
Oscillator (VCSO) to provide a low jitter Frequency  
Synthesizer in a 9mm x 9mm surface mount  
package.  
The internal high “Q” SAW filter provides low jitter  
signal performance and determines the maximum  
output frequency of the VCSO. A programmable  
output divider can divide the VCSO frequency by a  
factor of 4 to achieve an output as low as 77.76MHz  
with a 311.04MHz VCSO.  
The input to the Frequency Synthesizer is provided  
by selecting between one of two input reference  
clocks. The maximum input frequency is 250 MHz.  
FEATURES  
Output Clock Frequency up to 700MHz  
Differential LVPECL Outputs  
Serial control of the input divider, the feedback  
divider, and output divider is provided via the  
configuration logic.  
Internal Low-jitter SAW-based Oscillator  
Intrinsic Jitter <1ps rms (12kHz - 20MHz)  
Jitter Attenuation of Input Reference Clock  
Dual Input MUX  
An external loop filter sets the PLL bandwidth which  
can be optimized to provide jitter attenuation of the  
input reference clock.  
A HOLD feature freezes the VCSO frequency so that  
a stable output clock can be maintained when both  
input reference clocks are lost.  
Configurable Loop and Output Dividers  
Tunable Loop Filter Response  
Single 3.3V Supply  
The bandwidth control, low phase noise, and HOLD  
features make the M2005-02 ideal for use as a clock  
jitter attenuator, frequency translator, and clock  
frequency generator in OC-3 through OC-192  
applications.  
Small 9mm x 9mm SMT Package  
HOLD Mode During Loss of Input  
Reference Clock  
APPLICATIONS  
ABSOLUTE MAX RATINGS  
Inputs, VI :  
................................................. -0.5 to VCC+0.5V  
SONET / SDH / 10GbE System  
Synchronization  
Output, VO : ................................................. -0.5 to VCC+0.5V  
Supply Voltage, VCC : ......................................................... 4.6 V  
Storage Temperature, TSTO :............................ -45°C to +100°C  
Add / Drop Muxes, Access and Edge  
Switches  
Stresses beyond those listed under Absolute Maximum Ratings may cause  
permanent damage to the device. These ratings are stress specifications  
only. Functional operation of product at these conditions or any conditions  
beyond those listed in the DC Characteristics or AC Characteristics is not  
implied. Exposure to absolute maximum rating conditions for extended peri-  
ods may affect product reliability.  
Line Card System Clock Cleaner /  
Translator  
Optical Module Clock Cleaner / Translator  
ISO 9001  
Registered  
Micro Networks  
324 Clark Street  
Worcester, MA 01606  
tel: 508-852-5400  
fax: 508-852-8456  
www.micronetworks.com  
1