Datasheet > M2004-01-625.0000

M2004-01-625.0000

更新时间： 2024-11-28 23:13:11

品牌	Logo	应用领域
矽成 - ICSI		电信集成电路异步传输模式 ATM
页数	文件大小	规格书
10页	1544K
描述
Frequency Synthesizer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M2004-01-625.0000 数据手册

浏览型号M2004-01-625.0000的Datasheet PDF文件第2页

浏览型号M2004-01-625.0000的Datasheet PDF文件第3页

浏览型号M2004-01-625.0000的Datasheet PDF文件第4页

浏览型号M2004-01-625.0000的Datasheet PDF文件第5页

浏览型号M2004-01-625.0000的Datasheet PDF文件第6页

M2004-01

Micro Networks

An Integrated Circuit Systems Company

Preliminary Specifications

M2004-01

Frequency Synthesizer

DESCRIPTION

The M2004-01 integrates a high performance Phase

Locked Loop (PLL) with a Voltage Controlled SAW

Oscillator (VCSO) to provide a low jitter Frequency

Translator in a 9mm x 9mm surface mount package.

The internal high “Q” SAW filter provides low jitter

signal performance and determines the maximum

output frequency of the VCSO. A programmable

output divider can divide the VCSO frequency to

achieve an output as low as 38.88MHz.

The input to the Frequency Translator is provided by

selecting between one of two output reference

clocks. The output frequency is an integer multiple

of the input reference frequency.

FEATURES

Output Clock Frequency up to 700MHz

Differential LVPECL Outputs

Internal Low-jitter SAW-based Oscillator

Intrinsic Jitter <1ps rms (12kHz - 20MHz)

Jitter Attenuation of Input Reference Clock

Dual Input MUX

Parallel and serial control of the output and

feedback dividers is provided via the configuration

logic. An external loop filter sets the PLL bandwidth

which can be optimized to provide jitter attenuation

of the input reference clock.

Parallel Programming

Tunable Loop Filter Response

Differential LVPECL Outputs

3.3V Operation

The M2004-01 is available at SONET/SDH and

10GbE frequencies up to 700MHz.

Small 9mm x 9mm SMT Package

APPLICATIONS

ABSOLUTE MAX RATINGS

SONET / SDH / 10GbE System

Synchronization

Inputs, V_I:

................................................. -0.5 to V_CC+0.5V

Output, V_O: ................................................. -0.5 to V_CC+0.5V

Supply Voltage, V_DD: ......................................................... 4.6 V

Storage Temperature, T_STO:............................ -45°C to +100°C

Add / Drop Muxes, Access and Edge

Switches

Line Card System Clock Cleaner /

Translator

Stresses beyond those listed under Absolute Maximum Ratings may cause

permanent damage to the device. These ratings are stress specifications

only. Functional operation of product at these conditions or any conditions

beyond those listed in the DC Characteristics or AC Characteristics is not

implied. Exposure to absolute maximum rating conditions for extended peri-

ods may affect product reliability.

Optical Module Clock Cleaner / Translator

ISO 9001

Registered

Micro Networks

324 Clark Street

Worcester, MA 01606

tel: 508-852-5400

fax: 508-852-8456

www.micronetworks.com

12 3 4 5 6 7...10

中文翻译

下载PDF

与M2004-01-625.0000相关器件

型号	品牌	获取价格	描述	数据表
M2004-01-625.0000T	IDT	获取价格	CLCC-36, Reel
M2004-01-627.3296	ICSI	获取价格	Frequency Synthesizer
M2004-01-627.3296	IDT	获取价格	PLL/Frequency Synthesis Circuit
M2004-01-644.5313	ICSI	获取价格	Frequency Synthesizer
M2004-01-666.5143	ICSI	获取价格	Frequency Synthesizer
M2004-01-666.5143	IDT	获取价格	PLL/Frequency Synthesis Circuit
M2004-01-669.1281	ICSI	获取价格	Frequency Synthesizer
M2004-01-669.1281	IDT	获取价格	PLL/Frequency Synthesis Circuit
M2004-01-669.3266	ICSI	获取价格	Frequency Synthesizer
M2004-01-669.3266	IDT	获取价格	PLL/Frequency Synthesis Circuit

与M2004-01-625.0000相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

51
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

M2004-01-625.0000

M2004-01-625.0000 数据手册

与M2004-01-625.0000相关器件

与M2004-01-625.0000相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M2004-01-625.0000

M2004-01-625.0000 数据手册

与M2004-01-625.0000相关器件

与M2004-01-625.0000相关文章

您还可以找

您在本页遇到什么问题？