5秒后页面跳转
M12S16161A-15T PDF预览

M12S16161A-15T

更新时间: 2024-01-01 08:32:47
品牌 Logo 应用领域
晶豪 - ESMT 存储内存集成电路光电二极管动态存储器时钟
页数 文件大小 规格书
28页 866K
描述
512K x 16Bit x 2Banks Synchronous DRAM

M12S16161A-15T 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
包装说明:TSOP, TSOP50,.46,32Reach Compliance Code:unknown
风险等级:5.75最长访问时间:12 ns
最大时钟频率 (fCLK):66 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G50
内存密度:16777216 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16端子数量:50
字数:1048576 words字数代码:1000000
最高工作温度:70 °C最低工作温度:
组织:1MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP
封装等效代码:TSOP50,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE电源:2.5 V
认证状态:Not Qualified刷新周期:2048
连续突发长度:1,2,4,8,FP最大待机电流:0.0002 A
子类别:DRAMs最大压摆率:0.025 mA
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUALBase Number Matches:1

M12S16161A-15T 数据手册

 浏览型号M12S16161A-15T的Datasheet PDF文件第2页浏览型号M12S16161A-15T的Datasheet PDF文件第3页浏览型号M12S16161A-15T的Datasheet PDF文件第4页浏览型号M12S16161A-15T的Datasheet PDF文件第5页浏览型号M12S16161A-15T的Datasheet PDF文件第6页浏览型号M12S16161A-15T的Datasheet PDF文件第7页 
ESMT  
M12S16161A  
SDRAM  
512K x 16Bit x 2Banks  
Synchronous DRAM  
FEATURES  
GENERAL DESCRIPTION  
The M12S16161A is 16,777,216 bits synchronous high  
data rate Dynamic RAM organized as 2 x 524,288 words by  
16 bits, fabricated with high performance CMOS technology.  
Synchronous design allows precise cycle control with the  
use of system clock I/O transactions are possible on every  
clock cycle. Range of operating frequencies, programmable  
burst length and programmable latencies allow the same  
device to be useful for a variety of high bandwidth, high  
performance memory system applications.  
2.5V power supply  
LVCMOS compatible with multiplexed address  
Dual banks operation  
MRS cycle with address key programs  
-
-
-
CAS Latency (1, 2 & 3 )  
Burst Length (1, 2, 4, 8 & full page)  
Burst Type (Sequential & Interleave)  
EMRS cycle with address key programs.  
All inputs are sampled at the positive going edge of the  
system clock  
Burst Read Single-bit Write operation  
Special Function Support.  
ORDERING INFORMATION  
-
-
-
PASR (Partial Array Self Refresh )  
TCSR (Temperature compensated Self Refresh)  
DS (Driver Strength)  
MAX  
Part NO.  
Interface Package Comments  
Freq.  
Non-Pb-free  
Non-Pb-free  
Pb-free  
Pb-free  
M12S16161A-10T  
M12S16161A-15T  
100MHz  
66MHz  
DQM for masking  
50  
Auto & self refresh  
LVCMOS  
TSOP(II)  
M12S16161A-10TG 100MHz  
32ms refresh period (2K cycle)  
M12S16161A-15TG  
66MHz  
PIN CONFIGURATION (TOP VIEW)  
VDD  
1
2
3
4
5
6
7
8
VSS  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
DQ0  
DQ1  
VSSQ  
DQ2  
DQ3  
VDDQ  
DQ4  
DQ5  
VSSQ  
DQ6  
DQ7  
VDDQ  
LDQM  
WE  
CAS  
RAS  
CS  
BA  
A10/AP  
A0  
DQ15  
DQ14  
VSSQ  
DQ13  
DQ12  
VDDQ  
DQ11  
DQ10  
VSSQ  
DQ9  
DQ8  
VDDQ  
N.C/RFU  
UDQM  
CLK  
CKE  
N.C  
A9  
A8  
A7  
A6  
A5  
A4  
VSS  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
A1  
A2  
A3  
VDD  
50PIN TSOP(II)  
(400mil x 825mil)  
(0.8 mm PIN PITCH)  
Elite Semiconductor Memory Technology Inc.  
Publication Date : Jun. 2005  
Revision : 1.0 1/28  

与M12S16161A-15T相关器件

型号 品牌 获取价格 描述 数据表
M12S16161A-15TG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-5TG2Q ESMT

获取价格

Synchronous DRAM, 1MX16, 4.5ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE
M12S16161A-6BG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-6BIG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-6TG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-6TIG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7BG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7BIG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7TG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7TG2Q ESMT

获取价格

Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.825 INCH, 0.80 MM PITCH, LEAD FREE,