ESMT
M12L64164A
Operation temperature condition -25℃ ~ 85℃
SDRAM
1M x 16 Bit x 4 Banks
Synchronous DRAM
FEATURES
ORDERING INFORMATION
54 Pin TSOP (Type II)
(400mil x 875mil )
ꢀ
ꢀ
ꢀ
ꢀ
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
PRODUCT NO.
M12L64164A-6TA
M12L64164A-7TA
MAX FREQ.
166MHz
PACKAGE
MRS cycle with address key programs
- CAS Latency (2 & 3)
TSOP II
- Burst Length (1, 2, 4, 8 & full page)
- Burst Type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the
system clock
143MHz
ꢀ
ꢀ
ꢀ
ꢀ
DQM for masking
Auto & self refresh
15.6 µ s refresh interval
GENERAL DESCRIPTION
The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by
16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on
every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high performance memory system applications.
PIN ASSIGNMENT
Top View
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
1
2
3
4
5
6
7
8
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
LDQM
WE
CAS
RAS
CS
A13
A12
A10/AP
A0
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
NC
UDQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A1
A2
A3
VDD
A4
VSS
Elite Semiconductor Memory Technology Inc.
Publication Date: Dec. 2004
Revision: 0.1 1/44