ESMT
M12L64164A (2M)
Operation Temperature Condition -40°C~85°C
SDRAM
1M x 16 Bit x 4 Banks
Synchronous DRAM
FEATURES
ORDERING INFORMATION
MAX
FREQ.
y
y
y
y
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
- CAS Latency (2 & 3)
- Burst Length (1, 2, 4, 8 & full page)
- Burst Type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the
system clock
PRODUCT NO.
PACKAGE Comments
M12L64164A-5TIG2M
M12L64164A-6TIG2M
200MHz 54 TSOP II
166MHz 54 TSOP II
143MHz 54 TSOP II
Pb-free
Pb-free
M12L64164A-7TIG2M
M12L64164A-5BIG2M
M12L64164A-6BIG2M
M12L64164A-7BIG2M
Pb-free
Pb-free
Pb-free
Pb-free
y
200MHz
166MHz
143MHz
54 VBGA
54 VBGA
54 VBGA
y
y
y
DQM for masking
Auto & self refresh
15.6 μ s refresh interval
GENERAL DESCRIPTION
The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by
16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on
every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high performance memory system applications.
PIN CONFIGURATION (TOP VIEW)
BALL CONFIGURATION (TOP VIEW)
(TSOPII 54L, 400milX875mil Body, 0.8mm Pin Pitch )
(BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch)
5 4
5 3
5 2
5 1
5 0
4 9
4 8
4 7
4 6
4 5
4 4
4 3
4 2
4 1
4 0
3 9
3 8
3 7
3 6
3 5
3 4
3 3
3 2
3 1
3 0
2 9
2 8
1
2
3
4
5
6
7
8
9
VSS
1
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
DQ15
VS SQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VS SQ
DQ10
DQ9
VDDQ
DQ8
VS S
2
VDDQ
DQ15
VSSQ
DQ0
VDD
A
B
VSS
3
4
5
VSSQ
VDDQ
DQ2
DQ4
DQ1
DQ3
DQ14
DQ12
DQ13
DQ11
VDDQ
VSSQ
6
7
C
D
E
F
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
VSSQ
VDD
VDDQ
VSS
DQ6
DQ10
DQ8
DQ9
NC
DQ5
DQ7
LDQM
NC
LDQM
WE
UDQM
NC
CLK
A11
CKE
A9
CAS
BA0
RAS
BA1
WE
CS
UDQM
CLK
CKE
NC
CAS
RAS
CS
G
H
J
A11
BA0
BA1
A10/AP
A0
A8
A10
A7
A5
A6
A4
A0
A3
A1
A2
A9
A8
VSS
VDD
A7
A6
A1
A5
A2
A4
A3
VS S
VDD
Elite Semiconductor Memory Technology Inc.
Publication Date: Jun. 2012
Revision: 1.2 1/45