5秒后页面跳转
M12L2561616A-7TG2K PDF预览

M12L2561616A-7TG2K

更新时间: 2024-01-09 22:51:11
品牌 Logo 应用领域
晶豪 - ESMT /
页数 文件大小 规格书
45页 933K
描述
JEDEC standard 3.3V power supply

M12L2561616A-7TG2K 技术参数

生命周期:Contact Manufacturer包装说明:TSOP2,
Reach Compliance Code:unknown风险等级:5.58
访问模式:FOUR BANK PAGE BURST最长访问时间:5.4 ns
其他特性:AUTO/SELF REFRESHJESD-30 代码:R-PDSO-G54
长度:22.22 mm内存密度:268435456 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:16777216 words
字数代码:16000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:16MX16封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE座面最大高度:1.2 mm
自我刷新:YES最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

M12L2561616A-7TG2K 数据手册

 浏览型号M12L2561616A-7TG2K的Datasheet PDF文件第2页浏览型号M12L2561616A-7TG2K的Datasheet PDF文件第3页浏览型号M12L2561616A-7TG2K的Datasheet PDF文件第4页浏览型号M12L2561616A-7TG2K的Datasheet PDF文件第5页浏览型号M12L2561616A-7TG2K的Datasheet PDF文件第6页浏览型号M12L2561616A-7TG2K的Datasheet PDF文件第7页 
ESMT  
SDRAM  
M12L2561616A (2K)  
4M x 16 Bit x 4 Banks  
Synchronous DRAM  
FEATURES  
ORDERING INFORMATION  
y
y
y
y
JEDEC standard 3.3V power supply  
LVTTL compatible with multiplexed address  
Four banks operation  
MRS cycle with address key programs  
- CAS Latency ( 2 & 3 )  
- Burst Length ( 1, 2, 4, 8 & full page )  
- Burst Type ( Sequential & Interleave )  
All inputs are sampled at the positive going edge of  
the system clock  
Burst Read single write operation  
DQM for masking  
Product ID  
Max Freq. Package Comments  
M12L2561616A-5TG2K  
200MHz  
TSOP II  
BGA  
Pb-free  
Pb-free  
Pb-free  
Pb-free  
Pb-free  
Pb-free  
M12L2561616A-5BG2K 200MHz  
M12L2561616A-6TG2K 166MHz  
M12L2561616A-6BG2K 166MHz  
M12L2561616A-7TG2K 143MHz  
M12L2561616A-7BG2K 143MHz  
TSOP II  
BGA  
y
TSOP II  
BGA  
y
y
y
y
Auto & self refresh  
64ms refresh period (8K cycle)  
GENERAL DESCRIPTION  
The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits.  
Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.  
Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a  
variety of high bandwidth, high performance memory system applications.  
PIN CONFIGURATION (TOP VIEW)  
BALL CONFIGURATION (TOP VIEW)  
(TSOPII 54L, 400milX875mil Body, 0.8mm Pin Pitch)  
(BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch)  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
V
SS  
1
V
DD  
DQ15  
2
DQ0  
1
2
3
4
5
6
7
8
9
V
SSQ  
3
V
DDQ  
DQ1  
DQ2  
DQ14  
DQ13  
4
VDDQ  
A
B
C
D
E
F
VSS  
DQ15  
VSSQ  
DQ0  
VDD  
5
V
DDQ  
6
V
SSQ  
DQ3  
DQ4  
DQ12  
DQ11  
7
VSSQ  
VDDQ  
DQ2  
DQ4  
DQ1  
DQ3  
DQ14  
DQ12  
DQ13  
DQ11  
VDDQ  
VSSQ  
8
V
SSQ  
9
V
DDQ  
DQ5  
DQ6  
DQ10  
DQ9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
VSSQ  
VDD  
VDDQ  
VSS  
DQ6  
DQ10  
DQ8  
DQ9  
NC  
DQ5  
DQ7  
V
DDQ  
V
SSQ  
DQ8  
DQ7  
V
SS  
V
DD  
LDQM  
NC  
LDQM  
WE  
UDQM  
CLK  
CKE  
UDQM  
A12  
CLK  
A11  
CKE  
A9  
CAS  
BA0  
RAS  
BA1  
WE  
CS  
CAS  
RAS  
CS  
G
H
J
A
A
A
A
A
A
A
A
V
12  
11  
9
BA0  
BA1  
A8  
A0  
A3  
A10  
A7  
A5  
A6  
A4  
A1  
A2  
8
A
10/AP  
7
A
A
A
A
0
1
2
3
VSS  
VDD  
6
5
4
SS  
V
DD  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Jun. 2012  
Revision: 1.4 1/45  

与M12L2561616A-7TG2K相关器件

型号 品牌 获取价格 描述 数据表
M12L2561616A-7TIG ESMT

获取价格

4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-7TIG2A ESMT

获取价格

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FRE
M12L2561616A-7TIG2K ESMT

获取价格

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FRE
M12L2561616A-7TIG2S ESMT

获取价格

Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, ROHS COM
M12L32162A ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A_0712 ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A_09 ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A-5.5BG ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A-5.5TG ESMT

获取价格

1M x 16Bit x 2Banks Synchronous DRAM
M12L32162A-5BG ESMT

获取价格

Synchronous DRAM, 2MX16, 5ns, CMOS, PBGA54, 8 X 8 MM, LEAD FREE, BGA-54