5秒后页面跳转
M12L16161A-7TG PDF预览

M12L16161A-7TG

更新时间: 2024-02-20 14:05:12
品牌 Logo 应用领域
晶豪 - ESMT 动态存储器
页数 文件大小 规格书
30页 697K
描述
512K x 16Bit x 2Banks Synchronous DRAM

M12L16161A-7TG 技术参数

生命周期:Obsolete零件包装代码:TSOP2
包装说明:TSOP2,针数:50
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.02风险等级:5.32
Is Samacsys:N访问模式:DUAL BANK PAGE BURST
最长访问时间:6 ns其他特性:AUTO/SELF REFRESH
JESD-30 代码:R-PDSO-G50长度:20.95 mm
内存密度:16777216 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:50
字数:1048576 words字数代码:1000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:1MX16
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
认证状态:Not Qualified座面最大高度:1.2 mm
自我刷新:YES最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

M12L16161A-7TG 数据手册

 浏览型号M12L16161A-7TG的Datasheet PDF文件第2页浏览型号M12L16161A-7TG的Datasheet PDF文件第3页浏览型号M12L16161A-7TG的Datasheet PDF文件第4页浏览型号M12L16161A-7TG的Datasheet PDF文件第5页浏览型号M12L16161A-7TG的Datasheet PDF文件第6页浏览型号M12L16161A-7TG的Datasheet PDF文件第7页 
ESMT  
M12L16161A  
Revision History  
Revision 0.1 (Oct. 23 1998)  
-Original  
Revision 0.2 (Dec. 4 1998)  
-Add 200MHZ  
Revision 1.0 (Dec. 10 1999)  
-Delete Preliminary  
-Rename the filename  
Revision 1.1 (Jan. 26 2000)  
-Add –5.5 Spec.  
Revision 1.2 (Apr. 25 2000)  
-Correct error typing of C1 dimension  
Revision 1.3 (Nov. 27 2000)  
-P5 Number of valid output data CAS Latency 3Æ 2ea  
-P17. P19. P21 Read Command shift right 1CLK  
-P15. P19. P20 Precharge Command shift left 1CLK  
Revision 1.4 (Feb. 22 2001)  
-P6 modify tOH –6(2ns) & -7(2ns)  
Revision 1.5 (Jun. 4 2001)  
-P3. P4 modify DC current  
Revision 1.6(Sep. 7 2001)  
-P5 modify AC parameters  
Revision 1.7 (Mar. 20 2002)  
-P28 C1(Nom)=0.15mmÆ0.127mm  
-P28 delete symbol=ZD  
Revision 1.8 (Dec. 16 2003)  
-Modify stand off=0.051~0.203mm  
Revision 1.9 (Mar. 05 2004)  
-Correct typing error of timing (tRC; tRP;tRCD)  
-Add tRRD timing chart  
Revision 2.0 (May. 10 2005)  
Add “Pb-free” to ordering information  
Revision 2.1 (Jul. 07 2005)  
-Modify ICC1, ICC2N, ICC3N, ICC4, ICC5 spec  
-Delete –5.5, -6, -8, -10 AC spec  
Revision 2.2 (Oct. 06 2005)  
-Add 60V FBGA  
Revision 2.3 (Nov. 15 2005)  
-Modify VFBGA 60Ball Total high spec  
Revision 2.4 (May. 03 2007)  
- Delete BGA ball name of packing dimensions  
Elite Semiconductor Memory Technology Inc.  
Publication Date : May. 2005  
Revision : 2.4  
1/30  

与M12L16161A-7TG相关器件

型号 品牌 获取价格 描述 数据表
M12L16161A-7TG2Q ESMT

获取价格

512K x 16Bit x 2Banks
M12L16161A-7TIG ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12L16161A-7TIG2Q ESMT

获取价格

Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE,
M12L16161A-8T ESMT

获取价格

512K x 16Bit x 2Banks Synchronous DRAM
M12L2561616A ESMT

获取价格

4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A_08 ESMT

获取价格

4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A_1 ESMT

获取价格

4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A2K ESMT

获取价格

JEDEC standard 3.3V power supply
M12L2561616A-5BG2K ESMT

获取价格

JEDEC standard 3.3V power supply
M12L2561616A-5BIG2S ESMT

获取价格

Synchronous DRAM, 16MX16, 5ns, CMOS, PBGA54, 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, ROHS CO