Datasheet > M12L128168A-7BVAG2N

M12L128168A-7BVAG2N

更新时间： 2023-05-15 00:00:00

品牌	Logo	应用领域
晶豪 - ESMT		动态存储器
页数	文件大小	规格书
46页	687K
描述
Synchronous DRAM, 8MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, BGA-54

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M12L128168A-7BVAG2N 数据手册

浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第2页

浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第3页

浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第4页

浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第5页

浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第6页

浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第7页

ESMT

M12L128168A (2N)

Automotive Grade

SDRAM

2M x 16 Bit x 4 Banks

Synchronous DRAM

FEATURES

GENERAL DESCRIPTION

JEDEC standard 3.3V power supply

LVTTL compatible with multiplexed address

Four banks operation

MRS cycle with address key programs

- CAS Latency ( 2 & 3 )

- Burst Length ( 1, 2, 4, 8 & full page )

- Burst Type ( Sequential & Interleave )

All inputs are sampled at the positive going edge of the

system clock

The M12L128168A is 134,217,728 bits synchronous high

data rate Dynamic RAM organized as 4 x 2,097,152 words

by 16 bits. Synchronous design allows precise cycle control

with the use of system clock I/O transactions are possible on

every clock cycle. Range of operating frequencies,

programmable burst length and programmable latencies

allow the same device to be useful for a variety of high

bandwidth, high performance memory system applications.

Burst Read single write operation

DQM for masking

Auto & self refresh

(self refresh is not supported for VA grade)

Refresh

- 64ms refresh period (4K cycle) for V grade

- 16ms refresh period (4K cycle) for VA grade

ORDERING INFORMATION

Product ID

Max Freq.

Package

Comments

Automotive range (V): -40℃ to +85℃

M12L128168A-5TVG2N

M12L128168A-5BVG2N

M12L128168A-6TVG2N

M12L128168A-6BVG2N

M12L128168A-7TVG2N

M12L128168A-7BVG2N

200MHz

166MHz

143MHz

54 Pin TSOPII

54 Ball FBGA

54 Pin TSOPII

54 Ball FBGA

54 Pin TSOPII

54 Ball FBGA

Pb-free

Automotive range (VA): -40℃ to +105℃

M12L128168A-5TVAG2N

M12L128168A-5BVAG2N

M12L128168A-6TVAG2N

M12L128168A-6BVAG2N

M12L128168A-7TVAG2N

M12L128168A-7BVAG2N

200MHz

166MHz

143MHz

54 Pin TSOPII

54 Ball FBGA

54 Pin TSOPII

54 Ball FBGA

54 Pin TSOPII

54 Ball FBGA

Pb-free

Elite Semiconductor Memory Technology Inc.

Publication Date: Jun. 2012

Revision: 1.1

1/46

12 3 4 5 6 7...46

下载PDF

与M12L128168A-7BVAG2N相关器件

型号	品牌	描述	获取价格	数据表
M12L128168A-7BVG2N	ESMT	Synchronous DRAM, 8MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD F	获取价格
M12L128168A-7T	ESMT	2M x 16 Bit x 4 Banks Synchronous DRAM	获取价格
M12L128168A-7TG	ESMT	2M x 16 Bit x 4 Banks Synchronous DRAM	获取价格
M12L128168A-7TG2L	ESMT	ABSOLUTE MAXIMUM RATINGS	获取价格
M12L128168A-7TG2N	ESMT	Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE	获取价格
M12L128168A-7TG2S	ESMT	DRAM,	获取价格