5秒后页面跳转
M12L128168A-5BIG2N PDF预览

M12L128168A-5BIG2N

更新时间: 2024-09-24 14:52:47
品牌 Logo 应用领域
晶豪 - ESMT 动态存储器内存集成电路
页数 文件大小 规格书
45页 684K
描述
Synchronous DRAM, 8MX16, 5ns, CMOS, PBGA54, 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, FBGA-54

M12L128168A-5BIG2N 技术参数

生命周期:Contact Manufacturer包装说明:VFBGA,
Reach Compliance Code:unknown风险等级:5.62
Is Samacsys:N访问模式:FOUR BANK PAGE BURST
最长访问时间:5 ns其他特性:AUTO/SELF REFRESH
JESD-30 代码:S-PBGA-B54长度:8 mm
内存密度:134217728 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:54
字数:8388608 words字数代码:8000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:8MX16
封装主体材料:PLASTIC/EPOXY封装代码:VFBGA
封装形状:SQUARE封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
座面最大高度:1 mm自我刷新:YES
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM宽度:8 mm
Base Number Matches:1

M12L128168A-5BIG2N 数据手册

 浏览型号M12L128168A-5BIG2N的Datasheet PDF文件第2页浏览型号M12L128168A-5BIG2N的Datasheet PDF文件第3页浏览型号M12L128168A-5BIG2N的Datasheet PDF文件第4页浏览型号M12L128168A-5BIG2N的Datasheet PDF文件第5页浏览型号M12L128168A-5BIG2N的Datasheet PDF文件第6页浏览型号M12L128168A-5BIG2N的Datasheet PDF文件第7页 
ESMT  
M12L128168A (2N)  
Operation Temperature Condition -40°C~85°C  
SDRAM  
2M x 16 Bit x 4 Banks  
Synchronous DRAM  
FEATURES  
ORDERING INFORMATION  
Max  
y
y
y
y
JEDEC standard 3.3V power supply  
LVTTL compatible with multiplexed address  
Four banks operation  
MRS cycle with address key programs  
- CAS Latency ( 2 & 3 )  
- Burst Length ( 1, 2, 4, 8 & full page )  
- Burst Type ( Sequential & Interleave )  
All inputs are sampled at the positive going edge of the  
system clock  
Burst Read single write operation  
DQM for masking  
Product ID  
Package  
Comments  
Freq.  
200MHz 54 Pin TSOPII Pb-free  
200MHz 54 Ball FBGA Pb-free  
166MHz 54 Pin TSOPII Pb-free  
166MHz 54 Ball FBGA Pb-free  
143MHz 54 Pin TSOPII Pb-free  
143MHz 54 Ball FBGA Pb-free  
M12L128168A-5TIG2N  
M12L128168A-5BIG2N  
M12L128168A-6TIG2N  
M12L128168A-6BIG2N  
M12L128168A-7TIG2N  
M12L128168A-7BIG2N  
y
y
y
y
y
Auto & self refresh  
64ms refresh period (4K cycle)  
GENERAL DESCRIPTION  
The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.  
Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.  
Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a  
variety of high bandwidth, high performance memory system applications.  
PIN CONFIGURATION (TOP VIEW)  
BALL CONFIGURATION (TOP VIEW)  
(TSOPII 54L, 400milX875mil Body, 0.8mm Pin Pitch)  
(BGA 54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch)  
Elite Semiconductor Memory Technology Inc.  
Publication Date: May 2012  
Revision: 1.1  
1/45  

与M12L128168A-5BIG2N相关器件

型号 品牌 获取价格 描述 数据表
M12L128168A-5T ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-5TG ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-5TG2L ESMT

获取价格

ABSOLUTE MAXIMUM RATINGS
M12L128168A-5TG2N ESMT

获取价格

暂无描述
M12L128168A-5TG2S ESMT

获取价格

暂无描述
M12L128168A-5TIG ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-5TIG2L ESMT

获取价格

Synchronous DRAM, 8MX16, 4.5ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE
M12L128168A-5TIG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE,
M12L128168A-5TVAG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE,
M12L128168A-5TVG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE,