Datasheet > LTC6955

LTC6955

更新时间： 2024-11-16 14:57:43

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
22页	1657K
描述
超低抖动 7.5GHz 11 输出扇出缓冲器系列

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LTC6955 数据手册

LTC6955

Ultralow Jitter, 7.5GHz,

11 Output Fanout

Buffer Family

FEATURES

DESCRIPTION

The LTC^®6955 is a high performance, ultralow jitter,

fanout clock buffer with eleven outputs. Its 4-pin parallel

LTC6955: 11 Output Buffer

LTC6955-1: 10 Buffered Outputs and One ÷2 Output

Additive Output Jitter ~45fs RMS (ADC SNR Method) control port allows for multiple output setups, enabling

Additive Output Jitter < 5fs RMS

any number between three and eleven outputs, as well as

a complete shutdown. The parallel port also provides the

ability to invert the output polarity of alternating outputs,

simplifying designs with top and bottom board routing.

Each of the CML outputs can run from DC to 7.5GHz.

The LTC6955-1 replaces one output buffer with a divide-

by-2 frequency divider, allowing it to drive Analog Devices’

LTC6952 or LTC6953 to generate JESD204B subclass 1

SYSREF signals. These SYSREFs can pair with ultralow

jitter device clocks from the LTC6955-1, which can run

at frequencies up to 7.5GHz.

(Integration BW = 12kHz to 20MHz, f = 7.5GHz)

Eleven Ultralow Noise CML Outputs

Parallel Control for Multiple Output Configurations

–40°C to 125°C Operating Junction Temperature

Range

APPLICATIONS

High Performance Data Converter Clocking

SONET, Fibre Channel, GigE Clock Distribution

Low Skew and Jitter Clock and Data Fanout

All registered trademarks and trademarks are the property of their respective owners. Protected

by U.S. patents, including 8319551 and 8819472.

Wireless and Wired Communications

Single-Ended to Differential Conversion

TYPICAL APPLICATION

7GHz Cumulative Phase Noise

ADF4371 Driving LTC6955

Generation of Multiple Low Jitter 7GHz Clocks

ꢀꢁꢂꢃ

ꢀꢁꢂ0

ꢀꢁꢂꢃ

ꢀꢁ0

ꢀꢁꢂꢃꢄꢅꢆ

ꢀꢁꢂꢃꢄꢅꢆ ꢇ ꢈꢉꢊꢋꢌꢍꢍ

ꢀꢁꢂꢃ

ꢀꢁ00

ꢀꢁꢁ0

ꢀꢁꢂ0

ꢀꢁꢂꢃRꢃꢄ ꢄꢁꢂꢅ ꢁR

ꢀꢁꢁꢂꢃꢂꢄꢅꢀꢆ ꢇꢆꢄꢇꢈꢉ

ꢀꢁꢂꢃ

ꢀꢁꢂ0

ꢀ

10kΩ

ꢀ.ꢀꢁ

ꢀꢁꢂꢃꢄꢅꢅ

ꢀ.ꢀꢁ

ꢀ

ꢀꢁꢂꢂꢃR

ꢀ

ꢀꢁꢂ

0.ꢀꢁꢂ

ꢀ

ꢀ.ꢀꢁ

ꢀꢁꢂꢃ

ꢀꢁ

ꢀꢁꢀꢂꢃ ꢄꢁꢅꢆꢇꢈꢉꢊ

Rꢀꢁ ꢂꢃꢄꢄꢅR ꢆ ꢇꢈꢉꢊ

ꢀꢁꢂꢃꢄꢅꢆ Rꢇꢈ ꢉꢊꢋꢋꢌR ꢍ ꢎ0ꢏꢐ

ꢀꢁꢂꢃꢄꢅꢅ Rꢆꢇ ꢈꢉꢁꢁꢊR ꢋ ꢌꢅꢍꢎ

ꢀꢁꢂꢃꢄꢅꢆꢀꢇꢈ ꢅꢉꢊ ꢋꢇR ꢌꢀꢈꢍꢎꢉ

100Ω

0.ꢀꢁꢂ

ꢀ

ꢀꢁꢂꢃ

ꢀ.ꢁꢂꢃ

ꢀ

ꢀ.ꢁꢂꢃ

ꢀ.ꢀꢁ

ꢀꢁꢂꢃꢄeꢅ

ꢀ

0.ꢀꢁꢂ

ꢀꢁ

ꢀ

ꢀꢁꢂꢃ

ꢀꢀꢁꢂꢃꢄꢅꢄꢃꢆꢄꢃꢇ00

ꢀ00ꢁꢂꢃ Reꢄ ꢅꢆꢇ

ꢀꢁꢂꢃꢄꢅꢆ

ꢀ.00ꢁꢂꢃ

ꢀꢁꢂꢀꢃꢄ

ꢀꢁ

ꢀ0ꢁ

ꢀ00ꢁ

ꢀꢁ

ꢀ0ꢁ ꢀ0ꢁ

ꢀ0ꢁꢂ

ꢀꢁꢂ

100Ω

0.ꢀꢁꢂ

ꢀꢁ

ꢀꢁꢁꢂꢃꢄ ꢁRꢃꢅꢆꢃꢇꢈꢉ ꢊꢋꢌꢍ

ꢀꢁꢂꢃ

ꢀ

Rꢀꢁꢂ

ꢀꢁ

ꢀꢁꢂꢂ ꢃꢄ0ꢅꢆ

Rꢀꢁꢂ

0.ꢀꢁꢂ

ꢀꢁꢂ

ꢀ

ꢀ0ꢁꢂ

ꢀꢁꢂ

ꢀꢁꢂꢃ0

.0ꢀꢁꢂ

ꢀ

100Ω

Rꢀꢁꢂ

ꢀꢁ

0.ꢀꢁꢂ

ꢀꢁꢂꢃ0

ꢀꢁꢂꢂ ꢃꢄ0ꢅꢆ

Rev. 0

Document Feedback

For more information www.analog.com

12 3 4 5 6 7...22

中文翻译

下载PDF

与LTC6955相关器件

型号	品牌	获取价格	描述	数据表
LTC6957-1	Linear	获取价格	Low Phase Noise, Dual Output Buffer/Driver/Logic Converter
LTC6957-1	ADI	获取价格	Low Phase Noise, Dual Output Logic Converter
LTC6957-1_15	Linear	获取价格	Low Phase Noise, Dual Output Buffer/Driver/ Logic Converter
LTC6957-2	ADI	获取价格	Low Phase Noise, Dual Output Logic Converter
LTC6957-2	Linear	获取价格	280MHz, 2.9ns Comparator Family with Rail-to-Rail Inputs and CMOS Outputs
LTC6957-2_15	Linear	获取价格	Low Phase Noise, Dual Output Buffer/Driver/ Logic Converter
LTC6957-3	ADI	获取价格	Low Phase Noise, Dual Output Logic Converter
LTC6957-3	Linear	获取价格	280MHz, 2.9ns Comparator Family with Rail-to-Rail Inputs and CMOS Outputs
LTC6957-3_15	Linear	获取价格	Low Phase Noise, Dual Output Buffer/Driver/ Logic Converter
LTC6957-4	Linear	获取价格	280MHz, 2.9ns Comparator Family with Rail-to-Rail Inputs and CMOS Outputs

与LTC6955相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

11
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

4
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

30
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

13

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC6955

LTC6955 数据手册

与LTC6955相关器件

与LTC6955相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LTC6955

LTC6955 数据手册

与LTC6955相关器件

与LTC6955相关文章

您还可以找

您在本页遇到什么问题？