LTC6952
Ultralow Jitter, 4.5GHz PLL
with 11 Outputs and JESD204B/JESD204C Support
FEATURES
DESCRIPTION
JESD204B/C, Subclass 1 SYSREF Signal Generation
Low Noise Integer-N PLL
The LTC®6952 is a high performance, ultralow jitter,
JESD204B/C clock generation and distribution IC. It
includes a Phase Locked Loop (PLL) core, consisting of
a reference divider, phase-frequency detector (PFD) with
a phase-lock indicator, ultralow noise charge pump and
integer feedback divider. The LTC6952’s eleven outputs
can be configured as up to five JESD204B/C subclass
1 device clock/SYSREF pairs plus one general purpose
output,orsimplyelevengeneralpurposeclockoutputsfor
non-JESD204B/C applications. Each output has its own
individually programmable frequency divider and output
driver. All outputs can also be synchronized and set to
precisephasealignmentusingindividualcoarsehalf-cycle
digital delays and fine analog time delays.
n
n
n
Additive Output Jitter < 6fs
RMS
(Integration BW = 12kHz to 20MHz, f = 4.5GHz)
Additive Output Jitter 65fs
n
n
n
n
n
(ADC SNR Method)
RMS
EZSync™, ParallelSync™ Multichip Synchronization
–229dBc/Hz Normalized In-Band Phase Noise Floor
–281dBc/Hz Normalized In-Band 1/f Noise
Eleven Independent, Low Noise Outputs with
Programmable Coarse Digital and Fine Analog Delays
Flexible Outputs Can Serve as Either a Device Clock
or SYSREF Signal
Reference Input Frequency up to 500MHz
LTC6952Wizard™ Software Design Tool Support
–40ºC to 125°C Operating Junction Temperature Range
n
n
n
n
For applications requiring more than eleven total outputs,
multiple LTC6952s can be connected together using the
EZSync or ParallelSync synchronization protocols.
APPLICATIONS
n
High Performance Data Converter Clocking
All registered trademarks and trademarks are the property of their respective owners. Protected
by U.S. Patents, including 8319551 and 8819472.
n
Wireless Infrastructure
n
Test and Measurement
TYPICAL APPLICATION
ꢀꢁꢀꢂ
ꢀꢁꢀꢂ
ꢀ
ꢀ
ꢀ
ꢀ
LTC6952 Phase Noise
ꢀ
ꢀ
Rꢀꢁ
ꢀ
ꢀ
ꢀ
ꢀꢁꢂ
ꢀꢁꢂ
ꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢊꢋꢌ RꢍꢎꢏꢐꢁꢍR ꢑꢒꢀꢓꢍꢐꢔ
ꢕꢏꢀꢍꢔ ꢀꢁꢂꢃꢄꢅꢆ ꢍꢖꢐꢗꢘꢙ ꢐꢁꢒꢚꢛꢒꢀꢜꢚꢍ
ꢀꢁ00
ꢀ
Rꢀꢁ ꢂꢃꢄꢄꢅR ꢆ ꢇꢈꢉꢊ
ꢀꢁ
ꢀ
ꢀꢁ
ꢀꢁꢂ0 ꢀꢁꢂꢃꢄꢅꢆ ꢇꢈꢉ ꢊꢋꢊRꢌꢍ
ꢀꢁꢂꢃ ꢀ00ꢁꢂꢃ ꢄꢅꢆ ꢆꢇꢈꢆꢉ
48.7Ω
ꢀꢁꢂꢃꢄꢅꢆꢀꢇꢈ ꢅꢉꢊ ꢋꢇR ꢌꢀꢈꢍꢎꢉ
ꢀꢁꢁ0
ꢀꢁꢂ0
ꢀꢁꢂ0
ꢀꢁꢂ0
ꢀꢁꢂ0
ꢀꢁꢂ0
ꢀꢁꢂ0
ꢀꢁ
ꢀꢁꢂꢃꢄ ꢅ0ꢆ ꢅꢇ
ꢀꢁꢂꢃ ꢀꢁꢂꢃꢄꢅꢆ ꢇꢈꢉ ꢊꢋꢊRꢌꢍ
ꢀꢁꢂꢃ ꢀ00ꢁꢂꢃ ꢄꢅꢆ ꢆꢇꢈꢆꢉ
ꢀꢀꢁꢂ
ꢀꢀꢁꢂ
48.7Ω
ꢀꢁꢂꢃ ꢀꢁꢂꢃꢄꢅꢆ ꢇꢈꢉꢊ ꢋꢌꢋRꢍꢇ
ꢀꢁꢂꢃ ꢀꢁꢂꢃꢄꢅ ꢆꢇꢈꢉ ꢊꢋꢌꢊꢍ
ꢀꢁꢂꢃꢄ
0ꢀꢁꢂꢃꢄ
ꢀꢁꢂꢃꢄꢅꢆ
ꢀꢁꢂꢃ ꢀ00ꢁꢂꢃ ꢄꢅꢆꢇ ꢁꢆꢁꢈ ꢉꢊꢋꢉꢌ
0ꢀꢁꢂꢃ
30Ω
75Ω
ꢀꢁꢂꢃꢄeꢅ
ꢀ
ꢀꢁꢂꢃ ꢀꢁꢂꢃꢄꢅꢆ ꢇꢈꢉ ꢊꢋꢊRꢌꢍ
ꢀꢁꢂꢃ ꢀꢁꢂꢃ ꢄꢅꢆ ꢆꢇꢈꢆꢉ
ꢀꢁꢂ
ꢀꢁꢀꢂꢃꢃꢀꢀꢄ
ꢀ000ꢁꢀ000
0ꢀꢁꢂꢃ
ꢀꢁꢂꢃ ꢀꢁꢂꢃꢄꢅꢆ ꢇꢈꢉ ꢊꢋꢊRꢌꢍ
ꢀꢁꢂꢃ0 ꢀꢁꢂꢃ ꢄꢅꢆ ꢆꢇꢈꢆꢉ
ꢀꢁꢂꢃ
ꢀ
ꢀꢁꢂ
ꢀ00ꢁꢂꢃ
ꢀꢁꢂꢃe
ꢀꢁ
ꢀ0ꢁ
ꢀ00ꢁ
ꢀꢁ
ꢀ0ꢁ ꢀ0ꢁ
ꢀꢁꢂ
ꢀꢁꢂ
0ꢀꢁꢂꢃ
ꢀꢁꢁꢂꢃꢄ ꢁRꢃꢅꢆꢃꢇꢈꢉ ꢊꢋꢌꢍ
100Ω
ꢀ
ꢄ
ꢀꢁꢂꢃ ꢄꢅ0ꢆꢇ
Rꢀꢁ
ꢀꢁꢂꢃ
49.9Ω
ꢀ
100Ω
ꢀꢁꢂꢃꢁꢄ ꢅꢆꢇꢅꢈꢉ
ꢀ00ꢁꢂꢃ Reꢄ ꢅꢆꢇ
Rꢀꢁ
ꢀꢁꢂ
ꢄ
ꢀꢁꢂꢃ
ꢀ
ꢀꢁꢂꢃꢂRꢄ
0ꢀꢁꢂꢃ
ꢀꢁ ꢂꢃꢄꢅ ꢁꢆꢀꢇꢆꢀꢂꢈ
ꢀꢁꢉꢉꢊꢋ ꢂꢂꢃꢄꢅ RꢋꢉꢌꢂꢀꢋR ꢍꢌꢀ
ꢀ
ꢀꢁꢂꢃꢂRꢄ
ꢀꢁꢂꢃꢁꢂ ꢂꢄRꢅꢆꢇꢈꢂꢆꢀꢇ ꢉꢄꢂꢈꢆꢊ
ꢀꢁꢂꢃ ꢄꢅ0ꢆꢇ
Rev 0
1
Document Feedback
For more information www.analog.com