LTC6951
Ultralow Jitter
Multioutput Clock Synthesizer
with Integrated VCO
DescripTion
FeaTures
The LTC®6951 is a high performance, low noise, Phase
Locked Loop (PLL) with a fully integrated VCO. The low
noise VCO uses no external components and is internally
calibrated to the correct output frequency with no external
system support.
n
Low Noise Integer-N PLL with Integrated VCO
n
Output Jitter:
n
90fs RMS (12kHz to 20MHz)
n
115fs RMS (ADC SNR Method)
n
Noise Floor = –165dBc/Hz at 250MHz
n
EZSync™, ParallelSync™ Multichip Synchronization
The clock generation section provides five outputs based
on the VCO prescaler signal with individual dividers for
eachoutput.Fouroutputsfeatureverylownoise,lowskew
CML logic. The fifth output is low noise LVDS. All outputs
can be synchronized and set to precise phase alignment
using the programmable delays.
n
SYSREF Generation for JESD204B, Subclass 1
n
Output Frequency Range:
n
1.95MHz to 2.5GHz (LTC6951)
n
2.1MHz to 2.7GHz (LTC6951-1)
n
–229dBc/Hz Normalized In-Band Phase Noise Floor
n
–277dBc/Hz Normalized In-Band 1/f Noise
n
Five Independent, Low Noise Outputs
Choose the LTC6951-1 if any desired output frequency
falls in the ranges 2.5GHz to 2.7GHz, 1.66GHz to 1.8GHz,
or 1.25GHz to 1.35GHz. Choose the LTC6951 for all other
frequencies.
n
Reference Input Frequency up to 425MHz
n
LTC6951Wizard™ Software Design Tool Support
n
–40°C to 105°C Operating Junction Temperature Range
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
EZSync, LTC6951Wizard and ParallelSync are trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners. Protected by U.S. Patents,
including 8319551 and 8819472.
applicaTions
n
High Performance Data Converter Clocking
n
Wireless Infrastructure
n
Test and Measurement
Typical applicaTion
3.3V
5V
10Ω
1µF
1µF
0.01µF
0.01µF
0.01µF
1µF
SNR vs Input Frequency of
100MHz
REF OSC
LTC6951 Clocking an LTC2107,
1µF
1µF
+
+
+
+
V
V
V
VCO
CP
REF
fS = 210Msps, AIN = –3dBFS
63.4Ω
CP
–
R DIVIDER
PHASE
REF
CHARGE
PUMP
82
80
78
76
74
72
70
68
66
64
62
50Ω
63.4Ω
FREQUENCY
1µF
DETECTOR
820pF
1.2nF
68nF
N DIVIDER
LTC6951
TUNE
CMA
CMB
CMC
TB
0.1µF
+
P DIVIDER
OUT0
D0
DELAY
M0
DIV
–
OUT0
TO LTC2107
100Ω
BB
1µF
+
OUT1
BVCO
470nF
D1
DELAY
M1
DIV
0.1µF
1µF
–
OUT1
SYNC
+
NOTE 12
SYNC
OUT2
LTC2107 APERTURE JITTER
= 45f
S
CONTROL
RMS
D2
DELAY
M2
DIV
TO ADC
OR DAC
–
LTC6951 JITTER
=115f
RMS
S
OUT2
STAT
CS
0
100 200 300 400 500 600 700 800
+
OUT3
TO/FROM
PROCESSOR
INPUT FREQUENCY (MHz)
D3
DELAY
M3
DIV
6951 TAO1b
–
OUT3
SCLK
SDI
SERIAL
PORT
+
OUT4
SDO
D4
DELAY
M4
DIV
–
TO FPGA
OUT4
GND
6951 TAO1a
6951fa
1
For more information www.linear.com/LTC6951
5秒后页面跳转
AO3401场效应管参数、引脚图、应用原理图
BT131可控硅参数及引脚图、工作原理详解
74LS32芯片参数、引脚图及功能真值表
全球首块英伟达H200交付 黄仁勋“送货上门”
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
