LTC2324-14
Quad, 14-Bit + Sign,
2Msps/Ch Simultaneous Sampling ADC
FeaTures
DescripTion
The LTC®2324-14 is a low noise, high speed quad
n
2Msps/Ch Throughput Rate
n
Four Simultaneously Sampling Channels
Guaranteed 14-Bit, No Missing Codes
14-bit + sign successive approximation register (SAR)
ADCwithdifferentialinputsandwideinputcommonmode
range. Operating from a single 3.3V or 5V supply, the
n
n
8V Differential Inputs with Wide Input
P-P
Common Mode Range
LTC2324-14 has an 8V differential input range, making
P-P
n
n
n
n
n
81dB SNR (Typ) at f = 500kHz
it ideal for applications which require a wide dynamic
range with high common mode rejection. The LTC2324-
14 achieves 1LSꢀ INL typical, no missing codes at 14
bits and 81dꢀ SNR.
IN
IN
–90dB THD (Typ) at f = 500kHz
Guaranteed Operation to 125°C
Single 3.3V or 5V Supply
Low Drift (20ppm/°C Max) 2.048V or 4.096V
Internal Reference
TheLTC2324-14hasanonboardlowdrift(20ppm/°Cmax)
2.048V or 4.096V temperature-compensated reference.
The LTC2324-14 also has a high speed SPI-compatible
serial interface that supports CMOS or LVDS. The fast
2Msps per channel throughput with no latency makes the
LTC2324-14 ideally suited for a wide variety of high speed
applications. The LTC2324-14 dissipates only 40mW per
channel and offers nap and sleep modes to reduce the
power consumption to 26μW for further power savings
during inactive periods.
n
n
n
n
1.8V to 2.5V I/O Voltages
CMOS or LVDS SPI-Compatible Serial I/O
Power Dissipation 40mW/Ch (Typ)
Small 52-Lead (7mm × 8mm) QFN Package
applicaTions
n
High Speed Data Acquisition Systems
n
Communications
n
Optical Networking
Multiphase Motor Control
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
ThinSOT is a trademark of Analog Devices, Inc. All other trademarks are the property of their
respective owners.
n
Typical applicaTion
10µF
1µF
TRUE DIFFERENTIAL INPUTS
NO CONFIGURATION REQUIRED
3.3V OR 5V
1.8V TO 2.5V
32k Point FFT fSMPL = 2Msps,
fIN = 500kHz
+
–
IN , IN
0
–20
V
GND
GND
O
V
DD
DD
SNR = 82.3dB
THD = –90.9dB
SINAD = 81.6dB
SFDR = 96.5dB
ARBITRARY
DIFFERENTIAL
14-BIT
+SIGN
SAR ADC
+
–
V
V
CMOS/LVDS
SDR/DDR
REFBUFEN
DD
0V
DD
0V
DD
0V
DD
0V
A
IN1
IN1
S/H
A
–40
14-BIT
+SIGN
SAR ADC
+
–
SDO1
SDO2
SDO3
SDO4
CLKOUT
SCK
A
A
IN2
IN2
S/H
–60
LTC2324-14
+
–
–80
14-BIT
+SIGN
SAR ADC
BIPOLAR
UNIPOLAR
A
A
IN3
IN3
V
V
S/H
–100
–120
–140
CNV
SAMPLE
CLOCK
14-BIT
+SIGN
SAR ADC
+
–
A
A
IN4
IN4
S/H
REF REFOUT1 REFOUT2 REFOUT3 REFOUT4
0
0.2
0.4
0.6
0.8
1
1µF
10µF
10µF
10µF
10µF
FOUR SIMULTANEOUS
SAMPLING CHANNELS
FREQUENCY (MHz)
232414 TA01b
232414 TA01a
232414f
1
For more information www.linear.com/LTC2324-14