LS845
MONOLITHIC DUAL
N-CHANNEL JFET
Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET
FEATURES
LOW DRIFT
LOW LEAKAGE
LOW NOISE
LOW OFFSET VOLTAGE
The LS845 is a high-performance monolithic dual
| V GS1‐2 / T| ≤25µV/°C
IG = 15pA TYP.
en = 3nV/√Hz TYP.
| V GS1‐2| ≤15mV
JFET featuring extremely low noise, tight offset voltage
and low drift over temperature specifications, and is
targeted for use in a wide range of precision
instrumentation applications. The LS845 features a 15-
mV offset and 25-µV/°C drift.
ABSOLUTE MAXIMUM RATINGS @ 25°C (unless otherwise noted)
Maximum Temperatures
Storage Temperature
Operating Junction Temperature
The 6 Pin SOT-23 package provides ease of
manufacturing, and a lower cost assembly option.
‐65°C to +150°C
+150°C
Maximum Voltage and Current for Each Transistor – Note 1
(See Packaging Information).
‐VGSS
‐VDSO
‐IG(f)
Gate Voltage to Drain or Source
Drain to Source Voltage
Gate Forward Current
60V
60V
50mA
LS845 Applications:
Maximum Power Dissipation
Device Dissipation @ Free Air – Total
400mW @ +125°C
Wideband Differential Amps
High-Speed,Temp-Compensated Single-
Ended Input Amps
High-Speed Comparators
Impedance Converters and vibrations
detectors.
MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED
SYMBOL
CHARACTERISTICS VALUE UNITS CONDITIONS
| V GS1‐2 / T| max.
DRIFT VS.
25
µV/°C
VDG=10V, ID=500µA
TA=‐55°C to +125°C
VDG=10V, ID=500µA
TEMPERATURE
| V GS1‐2 | max.
OFFSET VOLTAGE
15
mV
ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)
SYMBOL
BVGSS
BVGGO
CHARACTERISTICS
Breakdown Voltage
Gate‐To‐Gate Breakdown
TRANSCONDUCTANCE
Full Conduction
MIN.
60
60
TYP.
‐‐
‐‐
MAX.
‐‐
‐‐
UNITS
V
V
CONDITIONS
VDS = 0
I G= 1nA
ID=1nA
ID= 0
IS= 0
YfSS
YfS
|YFS1‐2 / Y FS|
1500
1000
‐‐
‐‐
1500
0.6
‐‐
‐‐
3
µmho
µmho
%
VDG= 15V
VDG= 15V
VGS= 0V f = 1kHz
ID= 500µA
Typical Operation
Mismatch
DRAIN CURRENT
Full Conduction
IDSS
1.5
5
15
mA
VDG= 15V
VGS= 0V
Click To Buy
|IDSS1‐2 / IDSS
|
Mismatch at Full Conduction
‐‐
1
5
%
GATE VOLTAGE
VGS(off) or Vp
VGS(on)
Pinchoff voltage
Operating Range
GATE CURRENT
Operating
High Temperature
Reduced VDG
1
0.5
‐‐
‐‐
3.5
3.5
V
V
VDS= 15V
VDS=15V
ID= 1nA
ID=500µA
‐IGmax.
‐IGmax.
‐IGmax.
‐IGSSmax.
‐‐
‐‐
‐‐
‐‐
15
‐‐
5
50
50
30
pA
nA
pA
pA
VDG= 15V ID= 500µA
TA= +125°C
VDG = 3V ID= 500µA
VDG= 15V , VDS =0
At Full Conduction
OUTPUT CONDUCTANCE
Full Conduction
‐‐
100
YOSS
YOS
‐‐
‐‐
‐‐
‐‐
0.2
0.02
20
2
0.2
µmho
µmho
µmho
VDG= 15V
VDG= 15V
VGS= 0V
ID= 500µA
Operating
Differential
|YOS1‐2
|
COMMON MODE REJECTION
CMR
‐20 log | V GS1‐2/ V DS
‐20 log | V GS1‐2/ V DS
NOISE
|
|
90
‐‐
110
85
‐‐
‐‐
dB
∆VDS = 10 to 20V
∆VDS = 5 to 10V
VDS= 15V VGS= 0V
f= 100Hz
ID=500µA
ID=500µA
RG= 10MΩ
NBW= 6Hz
NF
en
Figure
Voltage
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
0.5
7
11
dB
nV/√Hz
VDS=15V ID=500µA f=1KHz NBW=1Hz
VDS=15V ID=500µA f=10Hz NBW=1Hz
CAPACITANCE
Input
Reverse Transfer
Drain‐to‐Drain
CISS
CRSS
CDD
‐‐
‐‐
‐‐
‐‐
‐‐
0.5
8
3
‐‐
VDS= 15V, ID=500µA
VDG= 15V, ID=500µA
pF
Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired
Available Packages:
LS845 / LS845 in SOT-23
LS845 / LS845 available as bare die
Please contact Micross for full package and die dimensions
Tel: +44 1603 788967
Email: chipcomponents@micross.com
Web: http://www.micross.com/distribution
Information furnished by Linear Integrated Systems and Micross Components is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or
other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.