5秒后页面跳转
LPC18S30FET256E PDF预览

LPC18S30FET256E

更新时间: 2024-01-01 12:17:43
品牌 Logo 应用领域
恩智浦 - NXP PC静态存储器外围集成电路
页数 文件大小 规格书
151页 2921K
描述
LPC18S30FET256 - 32-bit ARM Cortex-M3 flashless MCU with security features; 200 kB SRAM; Ethernet, two HS USB, EMC BGA 256-Pin

LPC18S30FET256E 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:BGA包装说明:,
针数:256Reach Compliance Code:compliant
风险等级:2.35湿度敏感等级:3
uPs/uCs/外围集成电路类型:MICROCONTROLLER, RISCBase Number Matches:1

LPC18S30FET256E 数据手册

 浏览型号LPC18S30FET256E的Datasheet PDF文件第2页浏览型号LPC18S30FET256E的Datasheet PDF文件第3页浏览型号LPC18S30FET256E的Datasheet PDF文件第4页浏览型号LPC18S30FET256E的Datasheet PDF文件第5页浏览型号LPC18S30FET256E的Datasheet PDF文件第6页浏览型号LPC18S30FET256E的Datasheet PDF文件第7页 
LPC18S50/S30/S10  
32-bit ARM Cortex-M3 flashless MCU with security features;  
up to 200 kB SRAM; Ethernet, two HS USB, LCD, EMC, AES  
Rev. 1.2 — 8 March 2016  
Product data sheet  
1. General description  
The LPC18S50/S30/S10 are ARM Cortex-M3 based microcontrollers with security  
features for embedded applications. The ARM Cortex-M3 is a next generation core that  
offers system enhancements such as low power consumption, enhanced debug features,  
and a high level of support block integration.  
The LPC18S50/S30/S10 operate at CPU frequencies of up to 180 MHz. The ARM  
Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with  
separate local instruction and data buses as well as a third bus for peripherals. The ARM  
Cortex-M3 CPU also includes an internal prefetch unit that supports speculative  
branching.  
The LPC18S50/S30/S10 include up to 200 kB of on-chip SRAM, security features with  
AES engine, a quad SPI Flash Interface (SPIFI), a State Configurable Timer/PWM  
(SCTimer/PWM) subsystem, two High-speed USB controllers, Ethernet, LCD, an external  
memory controller, and multiple digital and analog peripherals.  
See Section 17 “References” for additional documentation.  
2. Features and benefits  
Processor core  
ARM Cortex-M3 processor, running at frequencies of up to 180 MHz.  
ARM Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.  
ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).  
Non-maskable Interrupt (NMI) input.  
JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.  
Enhanced Trace Module (ETM) and Enhanced Trace Buffer (ETB) support.  
System tick timer.  
On-chip memory  
200 kB SRAM for code and data use.  
Multiple SRAM blocks with separate bus access.  
64 kB ROM containing boot code and on-chip software drivers.  
64 bit One-Time Programmable (OTP) memory for general-purpose use.  
Two banks (256 bit total) One-Time Programmable (OTP) memory for AES key  
storage One bank can store an encrypted key for decoding the boot image.  
AES engine for encryption and decryption of the boot image and data with DMA  
support and programmable via a ROM-based API.  
Clock generation unit  
 
 

与LPC18S30FET256E相关器件

型号 品牌 描述 获取价格 数据表
LPC18S37JBD144 NXP 32-bit ARM Cortex-M3 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB,

获取价格

LPC18S37JET100 NXP 32-bit ARM Cortex-M3 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB,

获取价格

LPC18S3X NXP 32-bit ARM Cortex-M3 MCU; up to 1 MB flash and 136 kB SRAM; Ethernet, two High-speed USB,

获取价格

LPC18S50 NXP 32-bit ARM Cortex-M3 flashless MCU with security features

获取价格

LPC18S50FET180 NXP 32-bit ARM Cortex-M3 flashless MCU with security features; 200 kB SRAM; Ethernet, two HS U

获取价格

LPC18S50FET256 NXP 32-bit ARM Cortex-M3 flashless MCU with security features; 200 kB SRAM; Ethernet, two HS U

获取价格