Datasheet > LMK1C1102_V01

LMK1C1102_V01

更新时间： 2022-05-14 22:18:43

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
26页	1916K
描述
LMK1C110x 1.8-V, 2.5-V, and 3.3-V LVCMOS Clock Buffer Family

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

LMK1C1102_V01 数据手册

LMK1C1102, LMK1C1103, LMK1C1104

SNAS791C – DECEMBER 2019 – REVISED JUNE 2021

LMK1C110x 1.8-V, 2.5-V, and 3.3-V LVCMOS Clock Buffer Family

1 Features

3 Description

•

High-performance 1:2, 1:3 or 1:4 LVCMOS clock

buffer

Very low output skew < 50 ps

Extremely low additive jitter < 50 fs maximum

– 7.5 fs typical at V_DD= 3.3 V

– 10 fs typical at V_DD= 2.5 V

– 19.2 fs typical at V_DD= 1.8 V

Very low propagation delay < 3 ns

Synchronous output enable

Supply voltage: 3.3 V, 2.5 V, or 1.8 V

– 3.3-V tolerant input at all supply voltages

f_max= 250 MHz for 3.3 V

f_max= 200 MHz for 2.5 V and 1.8 V

Operating temperature range: –40°C to 125°C

Available in 8-pin TSSOP package

Available in 8-pin WSON package

The LMK1C110x is a modular, high-performance, low-

skew, general-purpose clock buffer family from Texas

Instruments.

•

The entire family is designed with a modular approach

in mind. Three different fan-out variations, 1:2, 1:3,

1:4, are available.

All of the devices within this family are pin-compatible

to each other and backwards compatible to the

CDCLVC110x family for easy handling.

•

All family members share the same high performing

characteristics such as low additive jitter, low skew,

and wide operating temperature range.

•

The LMK1C110x supports a synchronous output

enable control (1G) which switches the outputs into

a low state when 1G is low.

2 Applications

The LMK1C110x family operates in a 1.8-V, 2.5-V and

3.3-V environment and are characterized for operation

from –40°C to 125°C.

•

Factory automation & control

Telecommunications equipment

Data center & enterprise computing

Grid infrastructure

Motor drives

Medical imaging

Device Information⁽¹⁾

PART NUMBER

LMK1C1102

LMK1C1103

LMK1C1104

LMK1C1102

LMK1C1104

PACKAGE

BODY SIZE (NOM)

TSSOP (8)

3.00 mm × 4.40 mm

WSON (8)

2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

CLKIN

LVCMOS

Functional Block Diagram

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

12 3 4 5 6 7...26

下载PDF

与LMK1C1102_V01相关器件

型号	品牌	描述	获取价格	数据表
LMK1C1102DQFR	TI	LMK1C110x 1.8-V, 2.5-V, and 3.3-V LVCMOS Clock Buffer Family	获取价格
LMK1C1102DQFT	TI	LMK1C110x 1.8-V, 2.5-V, and 3.3-V LVCMOS Clock Buffer Family	获取价格
LMK1C1102PWR	TI	2 通道输出 LVCMOS 1.8V 缓冲器 \| PW \| 8 \| -40 to 125	获取价格
LMK1C1103	TI	3 通道输出 LVCMOS 1.8V 缓冲器	获取价格
LMK1C1103PWR	TI	3 通道输出 LVCMOS 1.8V 缓冲器 \| PW \| 8 \| -40 to 125	获取价格
LMK1C1104	TI	4 通道输出 LVCMOS 1.8V 缓冲器	获取价格