5秒后页面跳转
LMH0341_09 PDF预览

LMH0341_09

更新时间: 2022-12-28 22:40:38
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
28页 543K
描述
3 Gbps, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface

LMH0341_09 数据手册

 浏览型号LMH0341_09的Datasheet PDF文件第2页浏览型号LMH0341_09的Datasheet PDF文件第3页浏览型号LMH0341_09的Datasheet PDF文件第4页浏览型号LMH0341_09的Datasheet PDF文件第5页浏览型号LMH0341_09的Datasheet PDF文件第6页浏览型号LMH0341_09的Datasheet PDF文件第7页 
October 5, 2009  
LMH0341, LMH0041,  
LMH0071, LMH0051  
3 Gbps, HD, SD, DVB-ASI SDI Deserializer with  
Loopthrough and LVDS Interface  
General Description  
Key Specifications  
The LMH0341/0041/0071/0051 SDI Deserializers are part of  
National’s family of FPGA-Attach SER/DES products sup-  
porting 5-bit LVDS interfaces with FPGAs. When paired with  
a host FPGA the LMH0341 automatically detects the incom-  
ing data rate and decodes the raw 5-bit data words compliant  
to any of the following standards: DVB-ASI, SMPTE 259M,  
SMPTE 292M, or SMPTE 424M. See Table 1 for details on  
which Standards are supported per device.  
Output compliant with SMPTE 259M-C, SMPTE 292M,  
SMPTE 424M and DVB-ASI (See Table 1)  
Typical power dissipation: 590 mW (loopthrough disabled,  
3G datarate)  
0.6 UI Minimum Input Jitter Tolerance  
Features  
5–bit LVDS Interface  
The interface between the LMH0341 and the host FPGA con-  
sists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus  
interface. No external VCOs or clocks are required. The  
LMH0341 CDR detects the frequency from the incoming data  
stream, generates a clean clock and transmits both clock and  
data to the host FPGA. The LMH0341, LMH0041 and  
LMH0071 include a serial reclocked loopthrough with inte-  
grated SMPTE compliant cable driver. Refer to table 1 for a  
complete listing of single channel deserializers offered in this  
family.  
No external VCO or clock required  
Reclocked serial loopthrough with Cable Driver  
Powerdown Mode  
3.3V SMBus configuration interface  
Small 48 pin LLP package  
Industrial Temperature range:-40°C to +85°C  
Applications  
The FPGA-Attach SER/DES product family is supported by a  
suite of IP which allows the design engineer to quickly develop  
video applications using the SER/DES products. The product  
is packaged in a physically small 48 pin LLP package.  
SDI interfaces for:  
Video Cameras  
DVRs  
Video Switchers  
Video Editing Systems  
General Block Diagram  
30017201  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2009 National Semiconductor Corporation  
300172  
www.national.com  

与LMH0341_09相关器件

型号 品牌 描述 获取价格 数据表
LMH0341SQ NSC 3 Gbps, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface

获取价格

LMH0341SQ/NOPB TI 具有环路输出和 LVDS 接口的 3G HD/SD DVB-ASI SDI 解串器 | R

获取价格

LMH0341SQE NSC 3G, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface

获取价格

LMH0341SQE/NOPB TI 具有环路输出和 LVDS 接口的 3G HD/SD DVB-ASI SDI 解串器 | R

获取价格

LMH0341SQX NSC 3 Gbps, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface

获取价格

LMH0341SQX/NOPB TI 具有环路输出和 LVDS 接口的 3G HD/SD DVB-ASI SDI 解串器 | R

获取价格