September 2007
LM2512A
Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface
Serializer with Optional Dithering and Look Up Table
General Description
Features
The LM2512A is a MPL Serializer (SER) that performs a 24-
bit to 18-bit Dither operation and serialization of the video
signals to Mobile Pixel link (MPL) levels on only 3 or 4 active
signals. An optional Look Up Table (Three X 256 X 8 bit RAM)
is also provided for independent color correction. 18-bit
Bufferless or partial buffer displays from QVGA (320 x 240)
up to VGA (640 x 480) pixels can utilize a 24-bit video source.
24-bit RGB Interface support up to 640 x 480 VGA format
■
■
■
■
■
■
■
■
Optional 24 to 18-bit Dithering
Optional Look Up Table for independent color correction
MPL-1 Physical Layer
SPI Interface for Look Up Table control and loading
Low Power Consumption & Powerdown state
The interconnect is reduced from 28 signals to only 3 or 4
active signals with the LM2512A and companion deserializer
easing flex interconnect design, size constraints and cost.
Level translation between host and display
Optional Auto Power Down on STOP PCLK
Frame Sequence bits auto resync upon data or clock error
■
■
■
The LM2512A SER resides by the application, graphics or
baseband processor and translates the wide parallel video
bus from LVCMOS levels to serial Mobile Pixel Link levels for
transmission over a flex cable (or coax) and PCB traces to the
DES located near or in the display module.
1.6V to 2.0V core / analog supply voltage
1.6V to 3.0V I/O supply voltage range
System Benefits
When in Power_Down, the SER is put to sleep and draws less
than 10μA. The link can also be powered down by stopping
the PCLK (DES dependant) or by the PD* input pins.
Dithered Data Reduction
■
■
■
■
Independent RGB Color Correction
24-bit Color Input
The LM2512A provides enhanced AC performance over the
LM2512. It implements the physical layer of the MPL-1 and
uses a single-ended current-mode transmission.
Small Interface, Low Power and Low EMI
Intrinsic Level Translation
■
Typical 3 MD Lane Application Diagram - Bridge Chip
30015301
Ordering Information
NSID
Package Type, Qty Size
Package ID
LM2512ASM
LM2512ASMX
LM2512ASN
LM2512ASNX
49L UFBGA, 4.0 X 4.0 X 1 mm, 0.5 mm pitch, Reel of 1000
49L UFBGA, 4.0 X 4.0 X 1 mm, 0.5 mm pitch, Reel of 4500
40L LLP, 6.0 X 6.0 X 0.4 mm, 0.5 mm pitch, Reel of 1000
40L LLP, 6.0 X 6.0 X 0.4 mm, 0.5 mm pitch, Reel of 4500
SLH49A
SLH49A
SNA40A
SNA40A
© 2007 National Semiconductor Corporation
300153
www.national.com