5秒后页面跳转
LC4064ZC-75M56I PDF预览

LC4064ZC-75M56I

更新时间: 2024-10-28 05:11:23
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
99页 451K
描述
3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs

LC4064ZC-75M56I 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:CSBGA-56针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.39
Is Samacsys:N其他特性:YES
最大时钟频率:111 MHz系统内可编程:YES
JESD-30 代码:S-PBGA-B56JESD-609代码:e0
JTAG BST:YES长度:6 mm
湿度敏感等级:3专用输入次数:12
I/O 线路数量:32宏单元数:64
端子数量:56组织:12 DEDICATED INPUTS, 32 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装等效代码:BGA56,10X10,20
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):240电源:1.8 V
可编程逻辑类型:EE PLD传播延迟:7.5 ns
认证状态:Not Qualified座面最大高度:1.35 mm
子类别:Programmable Logic Devices最大供电电压:1.9 V
最小供电电压:1.7 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
端子面层:Tin/Lead (Sn63Pb37)端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:6 mm
Base Number Matches:1

LC4064ZC-75M56I 数据手册

 浏览型号LC4064ZC-75M56I的Datasheet PDF文件第2页浏览型号LC4064ZC-75M56I的Datasheet PDF文件第3页浏览型号LC4064ZC-75M56I的Datasheet PDF文件第4页浏览型号LC4064ZC-75M56I的Datasheet PDF文件第5页浏览型号LC4064ZC-75M56I的Datasheet PDF文件第6页浏览型号LC4064ZC-75M56I的Datasheet PDF文件第7页 
®
ispMACH 4000V/B/C/Z Family  
3.3V/2.5V/1.8V In-System Programmable  
TM  
SuperFAST High Density PLDs  
Coolest Power  
November 2007  
Data Sheet DS1020  
TM  
Broad Device Offering  
Features  
• Multiple temperature range support  
High Performance  
– Commercial: 0 to 90°C junction (T )  
– Industrial: -40 to 105°C junction (T )  
– Extended: -40 to 130°C junction (T )  
• For AEC-Q100 compliant devices, refer to  
LA-ispMACH 4000V/Z Automotive Data Sheet  
j
• f  
= 400MHz maximum operating frequency  
MAX  
j
• t = 2.5ns propagation delay  
PD  
j
• Up to four global clock pins with programmable  
clock polarity control  
• Up to 80 PTs per output  
Easy System Integration  
• Superior solution for power sensitive consumer  
applications  
Ease of Design  
• Enhanced macrocells with individual clock,  
reset, preset and clock enable controls  
• Up to four global OE controls  
• Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O  
• Operation with 3.3V (4000V), 2.5V (4000B) or  
1.8V (4000C/Z) supplies  
• 5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI  
interfaces  
• Individual local OE control per I/O pin  
• Excellent First-Time-FitTM and refit  
• Fast path, SpeedLockingTM Path, and wide-PT  
path  
• Wide input gating (36 input logic blocks) for fast  
counters, state machines and address decoders  
• Hot-socketing  
• Open-drain capability  
• Input pull-up, pull-down or bus-keeper  
• Programmable output slew rate  
• 3.3V PCI compatible  
• IEEE 1149.1 boundary scan testable  
• 3.3V/2.5V/1.8V In-System Programmable  
(ISP™) using IEEE 1532 compliant interface  
• I/O pins with fast setup path  
Zero Power (ispMACH 4000Z) and Low  
Power (ispMACH 4000V/B/C)  
Typical static current 10µA (4032Z)  
Typical static current 1.3mA (4000C)  
• 1.8V core low dynamic power  
• ispMACH 4000Z operational down to 1.6V V  
CC  
• Lead-free package options  
Table 1. ispMACH 4000V/B/C Family Selection Guide  
ispMACH  
4032V/B/C  
ispMACH  
4064V/B/C  
ispMACH  
4128V/B/C  
ispMACH  
4256V/B/C  
ispMACH  
4384V/B/C  
ispMACH  
4512V/B/C  
Macrocells  
32  
64  
128  
256  
384  
512  
I/O + Dedicated Inputs  
30+2/32+4  
30+2/32+4/  
64+10  
64+10/92+4/  
96+4  
64+10/96+14/  
128+4/160+4  
128+4/192+4  
128+4/208+4  
t
(ns)  
2.5  
1.8  
2.5  
1.8  
2.7  
1.8  
3.0  
2.0  
3.5  
2.0  
3.5  
2.0  
PD  
t (ns)  
S
t
f
(ns)  
2.2  
2.2  
2.7  
2.7  
2.7  
2.7  
CO  
(MHz)  
400  
400  
333  
322  
322  
322  
MAX  
Supply Voltages (V)  
Pins/Package  
3.3/2.5/1.8V  
3.3/2.5/1.8V  
3.3/2.5/1.8V  
3.3/2.5/1.8V  
3.3/2.5/1.8V  
3.3/2.5/1.8V  
44 TQFP  
48 TQFP  
44 TQFP  
48 TQFP  
100 TQFP  
100 TQFP  
128 TQFP  
144 TQFP1  
100 TQFP  
144 TQFP1  
176 TQFP  
256 ftBGA2/  
fpBGA2, 3  
176 TQFP  
256 ftBGA/  
fpBGA3  
176 TQFP  
256 ftBGA/  
fpBGA3  
1. 3.3V (4000V) only.  
2. 128-I/O and 160-I/O configurations.  
3. Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.  
© 2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand  
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  
www.latticesemi.com  
1
DS1020_23.0  

LC4064ZC-75M56I 替代型号

型号 品牌 替代类型 描述 数据表
LC4064ZC-75MN56I LATTICE

完全替代

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-5MN56I LATTICE

完全替代

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-5M56I LATTICE

完全替代

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs

与LC4064ZC-75M56I相关器件

型号 品牌 获取价格 描述 数据表
LC4064ZC-75MN132C LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75MN132I LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75MN56C LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75MN56I LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75T100C LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-75T100E LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75T100I LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75T48C LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-75T48E LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-75T48I LATTICE

获取价格

3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs