5秒后页面跳转
L4C381JC15 PDF预览

L4C381JC15

更新时间: 2024-09-23 22:23:47
品牌 Logo 应用领域
逻辑 - LOGIC /
页数 文件大小 规格书
12页 87K
描述
16-bit Cascadable ALU

L4C381JC15 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Contact Manufacturer零件包装代码:LCC
包装说明:QCCJ,针数:68
Reach Compliance Code:compliantECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.74
其他特性:2 X 16 BIT INPUT BUS最大时钟频率:66.67 MHz
外部数据总线宽度:16JESD-30 代码:S-PQCC-J68
JESD-609代码:e0长度:24.2316 mm
湿度敏感等级:3端子数量:68
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:5.08 mm最大压摆率:30 mA
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:24.2316 mm
uPs/uCs/外围集成电路类型:BIT-SLICE MICROPROCESSORBase Number Matches:1

L4C381JC15 数据手册

 浏览型号L4C381JC15的Datasheet PDF文件第2页浏览型号L4C381JC15的Datasheet PDF文件第3页浏览型号L4C381JC15的Datasheet PDF文件第4页浏览型号L4C381JC15的Datasheet PDF文件第5页浏览型号L4C381JC15的Datasheet PDF文件第6页浏览型号L4C381JC15的Datasheet PDF文件第7页 
L4C381  
16-bit Cascadable ALU  
DEVICES INCORPORATED  
FEATURES  
DESCRIPTION  
The L4C381 is a flexible, high speed,  
cascadable 16-bit Arithmetic and  
Logic Unit. It combines four 381-type  
4-bit ALUs, a look-ahead carry  
generator, and miscellaneous interface  
logic — all in a single 68-pin package.  
While containing new features to  
support high speed pipelined architec-  
tures and single 16-bit bus configura-  
tions, the L4C381 retains full perform-  
ance and functional compatibility with  
the bipolar 381 designs.  
the end of this data sheet for more  
information.  
High-Speed (15ns), Low Power  
16-bit Cascadable ALU  
ImplementsAdd,Subtract,Accumu-  
late, Twos Complement, Pass, and  
LogicOperations  
ARCHITECTURE  
The L4C381 operates on two 16-bit  
operands (A and B) and produces a  
16-bit result (F). Three select lines  
control the ALU and provide 3  
All Registers Have a Bypass Path  
for Complete Flexibility  
68-pin PLCC, J-Lead  
arithmetic, 3 logical, and 2 initializa-  
tion functions. Full ALU status is  
provided to support cascading to  
longer word lengths. Registers are  
provided on both the ALU inputs and  
the output, but these may be bypassed  
under user control. An internal  
feedback path allows the registered  
ALU output to be routed to one of the  
ALU inputs, accommodating chain  
operations and accumulation. Fur-  
thermore, the A or B input can be  
forced to Zero allowing unary func-  
tions on either operand.  
The L4C381 can be cascaded to  
perform 32-bit or greater operations.  
See “Cascading the L4C381” toward  
L4C381 BLOCK DIAGRAM  
A
15-A  
0
B15-B  
0
16  
16  
ENA  
A REGISTER  
B REGISTER  
ENB  
ALU OPERATIONS  
The S2–S0 lines specify the operation  
to be performed. The ALU functions  
and their select codes are shown in  
Table 1.  
FTAB  
0
0
2
4
OSA  
OSB  
The two functions, B minus A and  
A minus B, can be achieved by setting  
the carry input of the least significant  
slice and selecting codes 001 and 010  
respectively.  
5
P, G, C16  
OVF, Z  
S2-S0, C0  
ALU  
16  
TABLE 1. ALU FUNCTIONS  
RESULT REGISTER  
ENF  
S2-S0  
000  
001  
010  
011  
100  
101  
110  
111  
FUNCTION  
CLEAR (F = 00 • • • 00)  
NOT(A) + B  
FTF  
OE  
A + NOT(B)  
16  
16  
A + B  
A XOR B  
A OR B  
A AND B  
CLK  
TO ALL REGISTERS  
F
15-F0  
PRESET (F = 11 • • • 11)  
Arithmetic Logic Units  
08/16/2000–LDS.381-P  
1

与L4C381JC15相关器件

型号 品牌 获取价格 描述 数据表
L4C381JC20 LOGIC

获取价格

16-bit Cascadable ALU
L4C381JC26 LOGIC

获取价格

Bit-Slice Processor, 16-Bit, CMOS, PQCC68, 0.990 X 0.990 INCH, PLASTIC, LCC-68
L4C381JC40 ETC

获取价格

Fixed Point ALU
L4C381JC55 ETC

获取价格

Fixed Point ALU
L4C381KC15 ETC

获取价格

Fixed Point ALU
L4C381KC20 ETC

获取价格

Fixed Point ALU
L4C381KC26 LOGIC

获取价格

Bit-Slice Processor, 16-Bit, CMOS, CQCC68, 0.950 X 0.950 INCH, CERAMIC, LCC-68
L4C381KC40 ETC

获取价格

Fixed Point ALU
L4C381KC55 ETC

获取价格

Fixed Point ALU
L4C381KM20 ETC

获取价格

Fixed Point ALU