Datasheet > 逻辑 > 计数器> KK74AC192N

KK74AC192N

更新时间： 2024-09-23 05:11:27

品牌	Logo	应用领域
可天士 - KODENSHI		计数器栅
页数	文件大小	规格书
8页	619K
描述
Presettable BCD/Decade UP/DOWN Counter High-Speed Silicon-Gate CMOS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

KK74AC192N 数据手册

TECHNICAL DATA

KK74AC192

Presettable BCD/Decade UP/DOWN Counter

High-Speed Silicon-Gate CMOS

The KK74AC192 is identical in pinout to the LS/ALS192,

HC/HCT192. The device inputs are compatible with standard CMOS

outputs; with pullup resistors, they are compatible with LS/ALS outputs.

The counter has two separate clock inputs, a Count Up Clock and

Count Down Clock inputs. The direction of counting is determined by

which input is clocked. The outputs change state synchronous with the

LOW-to-HIGH transitions on the clock inputs. This counter may be

preset by entering the desired data on the P0, P1, P2, P3 input. When the

Parallel Load input is taken low the data is loaded independently of either

clock input. This feature allows the counters to be used as devide-by-n by

modifying the count lenght with the preset inputs. In addition the counter

can also be cleared. This is accomplished by inputting a high on the

Master Reset input. All 4 internal stages are set to low independently of

either clock input.Both a Terminal Count Down (TC_D) and Terminal

Count Up (TC_U) Outputs are provided to enable cascading of both up and

down counting functions. The TC_Doutput produces a negative going

pulse when the counter underflows and TC_Uoutputs a pulse when the

counter overflows. The counter can be cascaded by connecting the TC_U

and TC_Doutputs of one device to the Count Up Clock and Count Down

Clock inputs, respectively, of the next device.

ORDERING INFORMATION

KK74AC192N Plastic

KK74AC192D SOIC

T_A= -40° to 85° C for all packages

PIN ASSIGNMENT

•

Outputs Directly Interface to CMOS, NMOS, and TTL

Operating Voltage Range: 2.0 to 6.0 V

Low Input Current: 1.0 µA, 0.1 µA @ 25°C

High Noise Immunity Characteristic of CMOS Devices

Outputs Source/Sink 24 mA

LOGIC DIAGRAM

PIN 16 =V_CC

PIN 8 = GND

12 3 4 5 6 7 8

中文翻译

下载PDF

与KK74AC192N相关器件

型号	品牌	获取价格	描述	数据表
KK74AC193	KODENSHI	获取价格	Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS
KK74AC193D	KODENSHI	获取价格	Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS
KK74AC193N	KODENSHI	获取价格	Presettable 4-Bit Binary UP/DOWN Counter High-Speed Silicon-Gate CMOS
KK74AC20	KODENSHI	获取价格	Dual 4-Input NAND Gate High-Speed Silicon-Gate CMOS
KK74AC20D	KODENSHI	获取价格	Dual 4-Input NAND Gate High-Speed Silicon-Gate CMOS
KK74AC20N	KODENSHI	获取价格	Dual 4-Input NAND Gate High-Speed Silicon-Gate CMOS
KK74AC21	KODENSHI	获取价格	Dual 4-Input AND Gate High-Speed Silicon-Gate CMOS
KK74AC21D	KODENSHI	获取价格	Dual 4-Input AND Gate High-Speed Silicon-Gate CMOS
KK74AC21N	KODENSHI	获取价格	Dual 4-Input AND Gate High-Speed Silicon-Gate CMOS
KK74AC240	KODENSHI	获取价格	Octal 3-State Inverting Buffer/Line Driver/Line Receiver High-Speed Silicon-Gate CMOS