MAIN FEATURES
8-bit resolution.
ADC gain adjust.
2 GHz full power input bandwidth.
1 Gsps (min) sampling rate.
SINAD = 45 dB (7.4 Effective Bits) SFDR = 58 dBc
@ FS = 1 Gsps, FIN = 20 MHz :
SINAD = 44 dB (7.2 Effective Bits) SFDR = 56 dBc
@ FS = 1 Gsps, FIN = 500 MHz :
SINAD = 42 dB (7.0 Effective Bits) SFDR = 52 dBc
@ FS = 1 Gsps, FIN = 1000 MHz (-3 dB FS)
2-tone IMD : -52dBc (489 MHz, 490 MHz) @ 1GSPS.
DNL = 0.3 LSB
INL = 0.7 LSB.
Low Bit Error Rate (10-13 ) @ 1 Gsps
Very low input capacitance : 0.4 pF
500 mVpp differential or single-ended analog inputs.
Differential or single-ended 50Ω ECL compatible clock inputs.
ECL or LVDS/HSTL output compatibility.
ADC 8-bit 1 Gsps
Data ready output with asynchronous reset.
Gray or Binary selectable output data ; NRZ output mode.
Power consumption :
3.4W @ Tj = 90°C
Dual power supply : ± 5 V
Radiation tolerance oriented design (150 Krad (Si) measured).
JTS8388B
APPLICATIONS
Digital Sampling Oscilloscopes.
1/ Delivered in die form
Satellite receiver.
Electronic countermeasures / Electronic warfare.
Direct RF down – conversion.
2/ Chip Evaluation Board : Available
TSEV8388B
SCREENING
Atmel-Grenoble standard die flow.
Temperature range : 0°C < Ta ; Tj < +90°C
3/ CQFP68 packaged device available :
refer to TS8388BF datasheet
4/ CBGA72 packaged device available:
refer to TS8388BG data sheet
DESCRIPTION
The JTS8388B is a monolithic 8–bit analog–to–digital converter, designed for
digitizing wide bandwidth analog signals at very high sampling rates of up to 1
Gsps.
The JTS8388B is using an innovative architecture, including an on chip Sample
and Hold (S/H), and is fabricated with an advanced high speed bipolar process.
The on–chip S/H has a 2 GHz full power input bandwidth, providing excellent
dynamic performance in undersampling applications (High IF digitizing).
January 2002
Product Specification