5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> JM38510/65602BRA
JM38510/65602BRA PDF预览

JM38510/65602BRA

更新时间： 2024-11-02 11:08:03
品牌 Logo 应用领域
德州仪器 - TI 驱动逻辑集成电路触发器总线驱动器总线收发器
页数 文件大小 规格书
7页 109K
描述
具有三态输出的八路边沿触发式 D 型触发器 | J | 20 | -55 to 125

阅读下载

中文翻译

获取价格

JM38510/65602BRA 技术参数

生命周期：Active零件包装代码：DIP
包装说明：DIP,针数：20
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：5.05控制类型：ENABLE LOW
计数方向：UNIDIRECTIONAL系列：HC/UH
JESD-30 代码：R-GDIP-T20长度：24.2 mm
负载电容（CL）：150 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.0078 A位数：8
功能数量：1端口数量：2
端子数量：20最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE包装方法：TUBE
峰值回流温度（摄氏度）：NOT SPECIFIED最大电源电流（ICC）：0.08 mA
Prop。Delay @ Nom-Sup：54 ns传播延迟（tpd）：345 ns
认证状态：Not Qualified筛选级别：MIL-M-38510 Class B
座面最大高度：5.08 mm最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：6.92 mmBase Number Matches：1

JM38510/65602BRA 数据手册

 浏览型号JM38510/65602BRA的Datasheet PDF文件第2页浏览型号JM38510/65602BRA的Datasheet PDF文件第3页浏览型号JM38510/65602BRA的Datasheet PDF文件第4页浏览型号JM38510/65602BRA的Datasheet PDF文件第5页浏览型号JM38510/65602BRA的Datasheet PDF文件第6页浏览型号JM38510/65602BRA的Datasheet PDF文件第7页 
SN54HC374, SN74HC374  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCLS141C – DECEMBER 1982 – REVISED JULY 1998  
SN54HC374 . . . J OR W PACKAGE  
SN74HC374 . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)  
Eight D-Type Flip-Flops in a Single Package  
High-Current 3-State True Outputs Can  
Drive up to 15 LSTTL Loads  
Full Parallel Access for Loading  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
1
2
3
4
5
6
7
8
9
20  
19  
18  
Package Options Include Plastic Shrink  
Small-Outline (DB), Small-Outline (DW),  
Thin Shrink Small-Outline (PW), and  
Ceramic Flat (W) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) DIPs  
17 7D  
16 7Q  
15 6Q  
14 6D  
13 5D  
12 5Q  
11 CLK  
description  
GND 10  
These 8-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
SN54HC374 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
The eight flip-flops of the ’HC374 devices are  
edge-triggered D-type flip-flops. On the positive  
transition of the clock (CLK) input, the Q outputs  
are set to the logic levels that were set up at the  
data (D) inputs.  
8D  
7D  
7Q  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
15 6Q  
14  
9 10 11 12 13  
6D  
An output-enable (OE) input places the eight  
outputs in either a normal logic state (high or low  
logic levels) or the high-impedance state. In the  
high-impedance state, the outputs neither load  
nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive  
bus lines without interface or pullup components.  
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN54HC374 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74HC374 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
↑
↑
H
L
L
L
H or L  
X
X
X
Q
0
H
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1998, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

JM38510/65602BRA 替代型号

型号 品牌 替代类型 描述 数据表
74VHC374MX FAIRCHILD

功能相似

 Octal D-Type Flip-Flop
MM74HC374WM FAIRCHILD

功能相似

 3-STATE Octal D-Type Flip-Flop
CD74HC374E TI

功能相似

 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Positive-Edge Triggered

与JM38510/65602BRA相关器件

型号 品牌 获取价格 描述 数据表
JM38510/65604BRA TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
JM38510/65652BRA TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
JM38510/65701B2A TI

获取价格

 		军用 6 通道、2V 至 6V 反相器 | FK | 20 | -55 to 125
JM38510/65701BCA TI

获取价格

 		军用 6 通道、2V 至 6V 反相器 | J | 14 | -55 to 125
JM38510/65701BDA TI

获取价格

 		Hex Inverters 14-CFP -55 to 125
JM38510/65702BCA TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTERS
JM38510/65702BDA TI

获取价格

 		HEX SCHMITT-TRIGGER INVERTERS
JM38510/65703B2A TI

获取价格

 		OCTAL BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS
JM38510/65703BRA TI

获取价格

 		OCTAL BUFFERS AND DRIVERS WITH 3-STATE OUTPUTS
JM38510/65704BRA TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

与JM38510/65602BRA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证