5秒后页面跳转
JM38510/65406BRA PDF预览

JM38510/65406BRA

更新时间: 2024-11-19 21:54:31
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路输出元件
页数 文件大小 规格书
16页 486K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

JM38510/65406BRA 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.04Is Samacsys:N
其他特性:BROADSIDE VERSION OF 373系列:HC/UH
JESD-30 代码:R-GDIP-T20长度:24.195 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.0078 A
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):335 ns
认证状态:Not Qualified筛选级别:MIL-M-38510 Class B
座面最大高度:5.08 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

JM38510/65406BRA 数据手册

 浏览型号JM38510/65406BRA的Datasheet PDF文件第2页浏览型号JM38510/65406BRA的Datasheet PDF文件第3页浏览型号JM38510/65406BRA的Datasheet PDF文件第4页浏览型号JM38510/65406BRA的Datasheet PDF文件第5页浏览型号JM38510/65406BRA的Datasheet PDF文件第6页浏览型号JM38510/65406BRA的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢆ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ  
ꢊ ꢅꢋꢈꢌ ꢋ ꢍꢈꢁꢀ ꢎꢈꢍꢏ ꢁꢋ ꢐꢑꢋ ꢒꢎ ꢏ ꢌꢈꢋꢅ ꢄ ꢏꢀ  
ꢓ ꢔꢋ ꢄ ꢇ ꢑꢀꢋꢈꢋ ꢏ ꢊ ꢕꢋ ꢎꢕ ꢋꢀ  
SCLS147E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
D
Typical t = 21 ns  
pd  
High-Current 3-State Outputs Drive Bus  
Lines Directly or Up To 15 LSTTL Loads  
D
D
D
6-mA Output Drive at 5 V  
Low Input Current of 1 µA Max  
Bus-Structured Pinout  
Low Power Consumption, 80-µA Max I  
CC  
SN54HC573A . . . J OR W PACKAGE  
SN74HC573A . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)  
SN54HC573A . . . FK PACKAGE  
(TOP VIEW)  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
1
2
3
4
5
6
7
8
9
20  
19  
18  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
5Q  
6Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
15  
14  
17 3Q  
16 4Q  
15 5Q  
14 6Q  
13 7Q  
12 8Q  
11 LE  
9 10 11 12 13  
GND 10  
description/ordering information  
These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the  
outputs are latched to retain the data that was set up.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines  
without interface or pullup components.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 2000  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC573AN  
SN74HC573AN  
SN74HC573ADW  
SN74HC573ADWR  
SN74HC573ADBR  
SN74HC573APWR  
SN74HC573APWT  
SNJ54HC573AJ  
SOIC − DW  
SSOP − DB  
HC573A  
HC573A  
−40°C to 85°C  
TSSOP − PW  
HC573A  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC573AJ  
SNJ54HC573AW  
SNJ54HC573AFK  
−55°C to 125°C  
SNJ54HC573AW  
SNJ54HC573AFK  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢊ ꢗ ꢢ ꢚ ꢙꢥ ꢠꢟ ꢝꢞ ꢟꢙ ꢛꢢ ꢤꢖ ꢜꢗ ꢝ ꢝꢙ ꢬꢔ ꢌꢑ ꢎꢍ ꢭ ꢑꢇꢮꢂ ꢇꢂꢉ ꢜꢤꢤ ꢢꢜ ꢚ ꢜ ꢛꢡ ꢝꢡꢚ ꢞ ꢜ ꢚ ꢡ ꢝꢡ ꢞꢝꢡ ꢥ  
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ  
ꢠ ꢗꢤ ꢡꢞꢞ ꢙ ꢝꢧꢡ ꢚ ꢩꢖ ꢞꢡ ꢗ ꢙꢝꢡ ꢥꢦ ꢊ ꢗ ꢜꢤ ꢤ ꢙ ꢝꢧꢡ ꢚ ꢢꢚ ꢙ ꢥꢠꢟ ꢝꢞ ꢉ ꢢꢚ ꢙ ꢥꢠꢟ ꢝꢖꢙ ꢗ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

JM38510/65406BRA 替代型号

型号 品牌 替代类型 描述 数据表
CD54HC573F3A TI

完全替代

High Speed CMOS Logic Octal Transparent Latch, Three-State Output
CD74HC573M TI

功能相似

High Speed CMOS Logic Octal Transparent Latch, Three-State Output
CD74HC573E TI

功能相似

High Speed CMOS Logic Octal Transparent Latch, Three-State Output

与JM38510/65406BRA相关器件

型号 品牌 获取价格 描述 数据表
JM38510/65453BRA TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
JM38510/65453BSA TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
JM38510/65503BRA TI

获取价格

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
JM38510/65503BSA TI

获取价格

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
JM38510/65553BRA TI

获取价格

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
JM38510/65553BSA TI

获取价格

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
JM38510/65601BRA TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
JM38510/65601BSA TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
JM38510/65602BRA TI

获取价格

具有三态输出的八路边沿触发式 D 型触发器 | J | 20 | -55 to 125
JM38510/65604BRA TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS