5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 计数器> JM38510/38003BEA
JM38510/38003BEA PDF预览

JM38510/38003BEA

更新时间： 2024-11-26 11:08:03
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
9页 150K
描述
同步 4 位加/减二进制计数器 | J | 16 | -55 to 125

阅读下载

中文翻译

获取价格

JM38510/38003BEA 数据手册

 浏览型号JM38510/38003BEA的Datasheet PDF文件第2页浏览型号JM38510/38003BEA的Datasheet PDF文件第3页浏览型号JM38510/38003BEA的Datasheet PDF文件第4页浏览型号JM38510/38003BEA的Datasheet PDF文件第5页浏览型号JM38510/38003BEA的Datasheet PDF文件第6页浏览型号JM38510/38003BEA的Datasheet PDF文件第7页 
SN54ALS169B, SN54AS169A, SN74ALS169B, SN74AS169A  
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS  
SDAS125B – MARCH 1984 – REVISED DECEMBER 1994  
SN54ALS169B, SN54AS169A . . . J PACKAGE  
SN74ALS169B, SN74AS169A . . . D OR N PACKAGE  
(TOP VIEW)  
• Fully Synchronous Operation for Counting  
and Programming  
• Internal Carry Look-Ahead Circuitry for  
Fast Counting  
U/D  
CLK  
A
V
CC  
RCO  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
• Carry Output for n-Bit Cascading  
• Fully Independent Clock Circuit  
• Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
Q
A
B
C
D
Q
B
Q
C
Q
D
ENT  
ENP  
GND  
LOAD  
description  
SN54ALS169B, SN54AS169A . . . FK PACKAGE  
(TOP VIEW)  
These synchronous 4-bit up/down binary  
presettable counters feature an internal carry  
look-ahead circuitry for cascading in high-speed  
counting applications. Synchronous operation is  
provided by having all flip-flops clocked  
simultaneously so that the outputs change  
coincident with each other when so instructed by  
the count-enable (ENP, ENT) inputs and internal  
gating. This mode of operation eliminates the  
output counting spikes normally associated with  
asynchronous (ripple-clock) counters. A buffered  
clock (CLK) input triggers the four flip-flops on the  
rising(positive-going)edgeoftheclockwaveform.  
3
2
1
20 19  
18  
A
B
Q
Q
4
5
6
7
8
A
B
17  
16  
15  
14  
NC  
C
NC  
Q
C
D
Q
D
9 10 11 12 13  
These counters are fully programmable; that is,  
they may be preset to either level. The load-input  
circuitry allows loading with the carry-enable  
output of cascaded counters. Because loading is  
synchronous, setting up a low level at the load  
(LOAD) input disables the counter and causes the  
outputs to agree with the data inputs after the next  
clock pulse.  
NC – No internal connection  
The internal carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without  
additional gating. ENP and ENT inputs and a ripple-carry output (RCO) are instrumental in accomplishing this  
function. Both ENP and ENT must be low to count. The direction of the count is determined by the level of the  
up/down (U/D) input. When U/D is high, the counter counts up; when low, it counts down. ENT is fed forward  
to enable RCO. RCO, thus enabled, produces a low-level pulse while the count is zero (all inputs low) counting  
down or maximum (15) counting up. This low-level overflow ripple-carry pulse can be used to enablesuccessive  
cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input. All inputs  
are diode clamped to minimize transmission-line effects, thereby simplifying system design.  
These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, or U/D)  
that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function  
of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the  
stable setup and hold times.  
The SN54ALS169B and SN54AS169A are characterized for operation over the full military temperature range  
of –55°C to 125°C. The SN74ALS169B and SN74AS169A are characterized for operation from 0°C to 70°C.  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

JM38510/38003BEA 替代型号

型号 品牌 替代类型 描述 数据表
SN54ALS193AJ TI

完全替代

 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR
SN54ALS191AJ TI

完全替代

 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS
SN74ALS193AN TI

类似代替

 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR

与JM38510/38003BEA相关器件

型号 品牌 获取价格 描述 数据表
JM38510/38201B2A TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
JM38510/38201BRA TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
JM38510/38301B2A TI

获取价格

 		OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
JM38510/38301BRA TI

获取价格

 		OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
JM38510/38302BRA TI

获取价格

 		具有三态输出的军用 8 通道 4.5V 至 5.5V 双极缓冲器 | J | 20
JM38510/38303B2A TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
JM38510/38303BRA TI

获取价格

 		OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
JM38510/38401BCA ROCHESTER

获取价格

 		ALS SERIES, QUAD 2-INPUT NAND GATE, CDIP14, 0.300 INCH, CERAMIC, DIP-14
JM38510/38402B2A TI

获取价格

 		QUADRYPLE 2-INPUT POSITIVE-NOR BUFFERS
JM38510/38402BCA TI

获取价格

 		QUADRYPLE 2-INPUT POSITIVE-NOR BUFFERS

与JM38510/38003BEA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证