5秒后页面跳转
JM38510/07101BDA PDF预览

JM38510/07101BDA

更新时间: 2024-09-26 05:27:51
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
18页 696K
描述
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

JM38510/07101BDA 技术参数

生命周期:Active零件包装代码:DFP
包装说明:DFP-14针数:14
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.07
Is Samacsys:N系列:S
JESD-30 代码:R-GDFP-F14长度:9.21 mm
负载电容(CL):15 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:75000000 Hz最大I(ol):0.02 A
位数:1功能数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装形状:RECTANGULAR封装形式:FLATPACK
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
最大电源电流(ICC):25 mAProp。Delay @ Nom-Sup:9 ns
传播延迟(tpd):9 ns认证状态:Not Qualified
筛选级别:MIL-M-38510 Class B座面最大高度:2.03 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子形式:FLAT端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.97 mm
最小 fmax:75 MHzBase Number Matches:1

JM38510/07101BDA 数据手册

 浏览型号JM38510/07101BDA的Datasheet PDF文件第2页浏览型号JM38510/07101BDA的Datasheet PDF文件第3页浏览型号JM38510/07101BDA的Datasheet PDF文件第4页浏览型号JM38510/07101BDA的Datasheet PDF文件第5页浏览型号JM38510/07101BDA的Datasheet PDF文件第6页浏览型号JM38510/07101BDA的Datasheet PDF文件第7页 
SN5474, SN54LS74A, SN54S74  
SN7474. SN74LS74A, SN74S74  
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR  
SDLS119 – DECEMBER 1983 – REVISED MARCH 1988  
Copyright 1988, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与JM38510/07101BDA相关器件

型号 品牌 获取价格 描述 数据表
JM38510/07101BDB NXP

获取价格

S SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14
JM38510/07101BDC NXP

获取价格

IC S SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, FF/La
JM38510/07102BEA TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR
JM38510/07102BEB NXP

获取价格

S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMI
JM38510/07102BFA TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR
JM38510/07102BFC NXP

获取价格

J-K Flip-Flop, S Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL
JM38510/07103BCA NXP

获取价格

S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
JM38510/07103BCB NXP

获取价格

IC S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, FF/
JM38510/07103BCC NXP

获取价格

IC S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, FF/
JM38510/07103BDA NXP

获取价格

IC S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, FF/